all | frequencies |
|
exhibits | applications |
---|---|---|---|---|
manual |
app s | submitted / available | |||||||
---|---|---|---|---|---|---|---|---|
1 |
|
User manual | Users Manual | 1.05 MiB | ||||
1 | Cover Letter(s) | |||||||
1 | External Photos | |||||||
1 | Internal Photos | |||||||
1 | ID Label/Location Info | |||||||
1 | RF Exposure Info | |||||||
1 | Test Report | |||||||
1 | Test Setup Photos |
1 | User manual | Users Manual | 1.05 MiB |
Features 128KB memory: 64KB RAM and 64KB ROM Bluetooth v4.0 specification
-92.5dBm Bluetooth low energy receive sensitivity Support for Bluetooth v4.0 specification host stack including ATT, GATT, SMP, L2CAP, GAP RSSI monitoring for proximity applications
<600nA current consumption in dormant mode 32kHz and 16MHz crystal or system clock Switch-mode power supply Programmable general purpose PIO controller 10-bit ADC 12 digital PIOs 3 analogue AIOs UART IC / SPI for EEPROM / flash memory ICs and peripherals Debug SPI 4 PWM modules Wake-up interrupt and watchdog timer QFN 32-lead, 5 x 5 x 0.6mm, 0.5mm pitch General Description CSR1010 QFN is a CSR Energy platform device. CSR Energy are CSR's single-mode Bluetooth low energy products for the Bluetooth Smart market. CSR1010 QFN increases application code and data space for greater application development flexibility. CSR Energy enables ultra low-power connectivity and basic data transfer for applications previously limited by the power consumption, size constraints and complexity of other wireless standards. The CSR Energy platform provides everything required to create a Bluetooth low energy product with RF, baseband, MCU, qualified Bluetooth v4.0 stack and customer application running on a single IC. Bluetooth LE Radio and Modem MCU ROM RAM 16MHz 32kHz Clock Generation I/O UART LED PWM PIO AIO Debug I2C / SPI CSR Energy CSR1010 QFN Bluetooth low energy Single-mode IC Production Information CSR1010A05 Issue 3 Applications Building an ecosystem using Bluetooth low energy CSR is the industry leader for Bluetooth low energy, also known as Bluetooth Smart. Bluetooth Smart enables connectivity and data transfer to leading smartphone, tablet and personal computing devices including Apple iPhone, iPad, iPod and Mac products and leading Android devices. Bluetooth low energy takes less time to make a connection than conventional Bluetooth wireless technology and can consume approximately 1/20th of the power of Bluetooth Basic Rate. CSR1010 QFN supports profiles for health and fitness sensors, watches, keyboards, mice and remote controls. Typical Bluetooth Smart applications:
HID: keyboards, mice, touchpads, remote controls Sports and fitness sensors: heart rate, runner speed and cadence, cycle speed and cadence Health sensors: blood pressure, thermometer and glucose meters Mobile accessories: watches, proximity tags, alert tags and camera controls Smart home: heating control and lighting control Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 1 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Ordering Information Device Type Package Size Shipment Method Order Number CSR1010 QFN QFN32-lead
(Pb free) 5 x 5 x 0.6mm 0.5mm pitch Tape and reel CSR1010A05-IQQM-R Note:
The minimum order quantity is 2kpcs taped and reeled. Supply chain: CSR's manufacturing policy is to multisource volume products. For further details, contact your local sales account manager or representative. CSR1010 QFN Development Kit Ordering Information Description CSR1010 QFN Development Kit example design Order Number DK-CSR1010-10138-1A Contacts General information Information on this product Customer support for this product Details of compliance and standards Help with this document www.csr.com Sales@csr.com www.csrsupport.com Product.compliance@csr.com Comments@csr.com Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 2 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Device Details Bluetooth Radio On-chip balun (50 impedance in TX and RX modes) No external trimming is required in production Bluetooth v4.0 specification compliant Bluetooth Transmitter Synthesiser Fully integrated synthesiser requires no external VCO varactor diode, resonator or loop filter Baseband and Software Hardware MAC for all packet types enables packet handling without the need to involve the MCU No external power amplifier or TX/RX switch required Bluetooth Receiver
-92.5dBm sensitivity Integrated channel filters Digital demodulator for improved sensitivity and co-
channel rejection Fast AGC for enhanced dynamic range Bluetooth Stack CSR's protocol stack runs on the integrated MCU:
Including encryption Support for Bluetooth v4.0 specification features:
Master and slave operation Software stack in firmware includes:
GAP L2CAP Security manager Attribute protocol Attribute profile Bluetooth low energy profile support SPI master interface SPI programming and debug interface IC Digital PIOs Analogue AIOs UART Physical Interfaces Auxiliary Features Battery monitor Power management features include software shutdown and hardware wake-up CSR1010 QFN can run in low power modes from an external 32.768kHz clock signal Integrated switch-mode power supply Linear regulator (internal use only) Power-on-reset cell detects low supply voltage Package 32-lead 5 x 5 x 0.6mm, 0.5mm pitch QFN C S R 1 0 1 0 Q F N D a t a S h e e t Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 3 of 42 CS-231985-DSP3 www.csr.com Functional Block Diagram RF XTAL_16M XTAL_32K Bluetooth Radio Clock Generation Wake-up Blutetooth LE Modem and LC I2C EEPROM SPI Serial Flash AES-CCS and AES Encryption I2C / SPI Serial Flash I2C / SPI Serial Flash DMA Control State Machine ROM RAM Arbiter RAM 64KB Memory Protection Code Data MCU Interrupt Debug Timer PIO VDD_PADS I/O UART PIO and LED PWM AUX / CLK /
PSU Control LDO SMPU Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Debug VDDREG_IN VDD_BAT 2
. 7
. 2 6 3 5 0 0 0
-
W T
-
G Page 4 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Document History Revision Date Change Reason 1 2 3 21 SEP 12 23 OCT 12 20 NOV 12 Original publication of this document. Updated to Production Information. Update to CSR Energy branding. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 5 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Status Information The status of this Data Sheet is Production Information. CSR Product Data Sheets progress according to the following format:
Advance Information Information for designers concerning CSR product in development. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values. All detailed specifications including pinouts and electrical specifications may be changed by CSR without notice. Pre-production Information Pinout and mechanical dimension specifications finalised. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values. All electrical specifications may be changed by CSR without notice. Production Information Final Data Sheet including the guaranteed minimum and maximum limits for the electrical specifications. Production Data Sheets supersede all previous document versions. Life Support Policy and Use in Safety-critical Applications CSR's products are not authorised for use in life-support or safety-critical applications. Use in such applications is done at the sole discretion of the customer. CSR will not warrant the use of its devices in such applications. CSR Green Semiconductor Products and RoHS Compliance CSR1010 QFN devices meet the requirements of Directive 2002/95/EC of the European Parliament and of the Council on the Restriction of Hazardous Substance (RoHS). CSR1010 QFN devices are also free from halogenated or antimony trioxide-based flame retardants and other hazardous chemicals. For more information, see CSR's Environmental Compliance Statement for CSR Green Semiconductor Products. Trademarks, Patents and Licences Unless otherwise stated, words and logos marked with or are trademarks registered or owned by CSR plc or its affiliates. Bluetooth and the Bluetooth logos are trademarks owned by Bluetooth SIG, Inc. and licensed to CSR. Other products, services and names used in this document may have been trademarked by their respective owners. The publication of this information does not imply that any license is granted under any patent or other rights owned by CSR plc and/or its affiliates. CSR reserves the right to make technical changes to its products as part of its development programme. While every care has been taken to ensure the accuracy of the contents of this document, CSR cannot accept responsibility for any errors. Refer to www.csrsupport.com for compliance and conformance to standards information. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 6 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Contents 2.5.1 2.2.1 2.2.2 2.3.1 2.3.2 Ordering Information ....................................................................................................................................... 2 CSR1010 QFN Development Kit Ordering Information ......................................................................... 2 Contacts ................................................................................................................................................. 2 Device Details ................................................................................................................................................. 3 Functional Block Diagram .............................................................................................................................. 4 Package Information ..................................................................................................................................... 10 1.1 Pinout Diagram .................................................................................................................................... 10 1.2 Device Terminal Functions .................................................................................................................. 11 1.3 Package Dimensions ........................................................................................................................... 14 1.4 PCB Design and Assembly Considerations ......................................................................................... 15 1.5 Typical Solder Reflow Profile ............................................................................................................... 15 Bluetooth Modem .......................................................................................................................................... 16 2.1 RF Ports ............................................................................................................................................... 16 2.2 RF Receiver ......................................................................................................................................... 16 Low Noise Amplifier ............................................................................................................... 16 RSSI Analogue to Digital Converter ....................................................................................... 16 2.3 RF Transmitter ..................................................................................................................................... 16 IQ Modulator .......................................................................................................................... 16 Power Amplifier ...................................................................................................................... 16 2.4 Bluetooth Radio Synthesiser ............................................................................................................... 16 2.5 Baseband ............................................................................................................................................. 16 Physical Layer Hardware Engine ........................................................................................... 16 Clock Generation .......................................................................................................................................... 17 3.1 Clock Architecture ................................................................................................................................ 17 3.2 Crystal Oscillator: XTAL_16M_IN and XTAL_16M_OUT ..................................................................... 17 Crystal Specification ............................................................................................................... 18 Frequency Trim ...................................................................................................................... 18 3.3 Sleep Clock .......................................................................................................................................... 19 Crystal Specification ............................................................................................................... 19 Microcontroller, Memory and Baseband Logic ............................................................................................. 20 4.1 System RAM ........................................................................................................................................ 20 4.2 Internal ROM ...................................................................................................................................... 20 4.3 Microcontroller ..................................................................................................................................... 20 4.4 Programmable I/O Ports, PIO and AIO ................................................................................................ 20 4.5 LED Flasher / PWM Module ................................................................................................................ 21 Serial Interfaces ............................................................................................................................................ 22 5.1 Application Interface ............................................................................................................................ 22 5.1.1 UART Interface ...................................................................................................................... 22 5.2 IC Interface ......................................................................................................................................... 22 5.3 SPI Master Interface ............................................................................................................................ 23 5.4 Programming and Debug Interface ...................................................................................................... 24 5.4.1 Instruction Cycle ..................................................................................................................... 24 5.4.2 Multi-slave Operation ............................................................................................................. 25 Power Control and Regulation ...................................................................................................................... 26 3.2.1 3.2.2 3.3.1 1 2 3 4 5 6 Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 7 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 7 8 6.3.1 6.3.2 6.1 Switch-mode Regulator ....................................................................................................................... 26 6.2 Low-voltage VDD_DIG Linear Regulator ............................................................................................. 26 6.3 Reset ................................................................................................................................................... 26 Digital Pin States on Reset .................................................................................................... 27 Power-on Reset ..................................................................................................................... 27 Example Application Schematic ................................................................................................................... 28 Electrical Characteristics .............................................................................................................................. 29 8.1 Absolute Maximum Ratings ................................................................................................................. 29 8.2 Recommended Operating Conditions .................................................................................................. 29 Input/Output Terminal Characteristics ................................................................................................. 30 8.3 Switch-mode Regulator .......................................................................................................... 30 8.3.1 Low-voltage Linear Regulator ................................................................................................ 31 8.3.2 8.3.3 Digital Terminals .................................................................................................................... 31 AIO ......................................................................................................................................... 32 8.3.4 8.4 ESD Protection .................................................................................................................................... 32 9 Current Consumption .................................................................................................................................... 33 10 CSR Green Semiconductor Products and RoHS Compliance ..................................................................... 34 11 CSR1010 QFN Software Stack .................................................................................................................... 35 Tape and Reel Information ........................................................................................................................... 36 12 12.1 Tape Orientation .................................................................................................................................. 36 12.2 Tape Dimensions ................................................................................................................................. 37 12.3 Reel Information .................................................................................................................................. 38 12.4 Moisture Sensitivity Level .................................................................................................................... 38 13 Document References .................................................................................................................................. 39 Terms and Definitions ............................................................................................................................................ 40 List of Figures Pinout Diagram ............................................................................................................................... 10 Figure 1.1 Clock Architecture ........................................................................................................................... 17 Figure 3.1 Crystal Driver Circuit ....................................................................................................................... 17 Figure 3.2 Sleep Clock Crystal Driver Circuit ................................................................................................... 19 Figure 3.3 Baseband Digits Block Diagram ...................................................................................................... 20 Figure 4.1 Example of an IC Interface EEPROM Connection ......................................................................... 23 Figure 5.1 Memory Boot-up Sequence ............................................................................................................ 24 Figure 5.2 Figure 6.1 Voltage Regulator Configuration ..................................................................................................... 26 Figure 11.1 Software Architecture ...................................................................................................................... 35 Tape Orientation ............................................................................................................................. 36 Figure 12.1 Figure 12.2 Tape Dimensions ............................................................................................................................ 37 Figure 12.3 Reel Dimensions ............................................................................................................................. 38 List of Tables Crystal Specification ......................................................................................................................... 18 Table 3.1 Table 3.2 Sleep Clock Specification ................................................................................................................. 19 Table 4.1 Wake Options for Sleep Modes ........................................................................................................ 21 Table 5.1 Possible UART Settings ................................................................................................................... 22 Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 8 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Table 5.2 Table 5.3 Table 6.1 Table 6.2 Table 8.1 Table 9.1 SPI Master Serial Flash Memory Interface ....................................................................................... 23 Instruction Cycle for a SPI Transaction ............................................................................................ 25 Pin States on Reset .......................................................................................................................... 27 Power-on Reset ................................................................................................................................ 27 ESD Handling Ratings ...................................................................................................................... 32 Current Consumption ....................................................................................................................... 33 Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 9 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 1 1.1 Package Information Pinout Diagram Orientation from Top of Device 32 31 30 29 28 27 26 25 1 2 3 4 5 6 7 8 24 23 22 21 20 19 18 17 9 10 11 12 13 14 15 16 Figure 1.1: Pinout Diagram 2 5
. 0 5 3 5 0 0 0
-
W T
-
G Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 10 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 1.2 Device Terminal Functions Radio RF Lead Pad Type Supply Domain Description 7 RF VDD_RADIO(a) Bluetooth transmitter / receiver.
(a) The VDD_RADIO domain is generated from VDD_REG_IN, see Figure 6.1. Synthesiser and Oscillator XTAL_32K_OUT XTAL_32K_IN XTAL_16M_OUT Lead Pad Type Supply Domain Description 2 3 9 Analogue Analogue Analogue VDD_BAT VDD_BAT Drive for sleep clock crystal. 32.768kHz sleep clock input. VDD_ANA(b) Drive for crystal. XTAL_16M_IN 10 Analogue VDD_ANA Reference clock input.
(b) The VDD_ANA domain is generated from VDD_REG_IN, see Figure 6.1. IC Interface Lead Pad Type Supply Domain Description I2C_SDA I2C_SCL PIO Port PIO[11]
PIO[10]
PIO[9]
Bidirectional, tristate, with weak internal pull-up VDD_PADS IC data input / output or SPI serial flash data output (SF_DOUT). If connecting to SPI serial flash, connect this pin to SO on the serial flash. See Section 5.3. Input with weak internal pull-up VDD_PADS IC clock or SPI serial flash clock output (SF_CLK), see Section 5.3. 29 28 Lead Pad Type Supply Domain Description 25 24 23 Bidirectional with programmable strength internal pull-
up/down VDD_PADS Programmable I/O line. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 11 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t PIO Port Lead Pad Type Supply Domain Description PIO[8] /
DEBUG_MISO PIO[7] /
DEBUG_MOSI PIO[6] /
DEBUG_CS#
PIO[5] /
DEBUG_CLK PIO[4] /
SF_CS#
PIO[3] /
SF_DIN PIO[2]
PIO[1] /
UART_RX PIO[0] /
UART_TX AIO[2]
AIO[1]
AIO[0]
22 20 19 18 17 16 27 15 14 11 12 13 Bidirectional with programmable strength internal pull-
up/down VDD_PADS Bidirectional with programmable strength internal pull-
up/down VDD_PADS Programmable I/O line or debug SPI MISO selected by SPI_PIO#. Programmable I/O line or debug SPI MOSI selected by SPI_PIO#. Programmable I/O line or debug SPI chip select (CS#) selected by SPI_PIO#. Programmable I/O line or debug SPI CLK selected by SPI_PIO#. Programmable I/O line or SPI serial flash chip select (SF_CS#), see Section 5.3. Programmable I/O line or SPI serial flash data (SF_DIN) input. If connecting to SPI serial flash, this pin connects to SI on the serial flash. See Section 5.3. Bidirectional with programmable strength internal pull-
up/down Bidirectional with programmable strength internal pull-
up/down VDD_PADS Programmable I/O line or IC power. VDD_PADS Programmable I/O line or UART RX. Programmable I/O line or UART TX. Bidirectional analogue VDD_AUX(c) Analogue programmable I/O line.
(c) The VDD_AUX domain is generated from VDD_REG_IN, see Figure 6.1. Test and Debug Lead Pad Type Supply Domain Description SPI_PIO#
26 Input with strong internal pull-down VDD_PADS Selects SPI debug on PIO[8:5]. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 12 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Wake-up Lead Pad Type Supply Domain Description WAKE 4 Input has no internal pull-up or pull-down, use external pull-
down. VDD_BAT Input to wake CSR1010 QFN from hibernate or dormant. Power Supplies and Control VDD_BAT VDD_BAT_SMPS SMPS_LX VDD_CORE VDD_PADS VDD_REG_IN VDD_XTAL VSS Lead Description 1 32 31 5, 30 21 6 8 Battery input and regulator enable (active high). Input to high-voltage switch-mode regulator. High-voltage switch-mode regulator output. Positive supply for digital domain. Positive supply for all digital I/O ports PIO[11:0]. Positive supply for Bluetooth radio and digital linear regulator. Decouple with 470nF capacitor to ground. Exposed pad Ground connections. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 13 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 1.3 Package Dimensions A D 32 1 PIN 1 Corner B E 25 16 P 24 K AC B g 17 32X L Top View J g AC B S 32 PIN 1 ID 1 S e / 2 e R 8 9 R Exposed Die Attach Pad 32X b d M AC B Bottom View View M-M Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement
//
h C c C Dimension C Seating Plane M M A1 A3 A2 A A A1 A2 A3 b c D d E Notes Min 0.50 0
-
-
0.20
-
4.9
-
4.9 Typ 0.55 0.035 0.60 0.05 0.4 0.425 0.152
-
0.25 0.08 5.0 0.10 5.0 0.30
-
5.1
-
5.1 Max Dimension Min Typ Max e g h J K L P R S
-
-
-
3.1 3.1 0.5 0.1 0.1 3.2 3.2
-
-
-
3.3 3.3 0.35 0.40 0.45 0.3
-
-
-
0.093 0.3
-
-
-
C S R 1 0 1 0 Q F N D a t a S h e e t 1. Coplanarity applies to leads, corner leads and die attach pad. 3
. 4
. 1 5 3 5 0 0 0
-
W T
-
G Description 32-lead Quad-flat No-lead Package Size Pitch 5 x 5 x 0.6mm 0.5 JEDEC Units MO-220 mm Page 14 of 42 CS-231985-DSP3 www.csr.com PCB Design and Assembly Considerations 1.4 This section lists recommendations to achieve maximum board-level reliability of the 5 x 5 x 0.6mm QFN 32-lead package:
NSMD lands (lands smaller than the solder mask aperture) are preferred, because of the greater accuracy of the metal definition process compared to the solder mask process. With solder mask defined pads, the overlap of the solder mask on the land creates a step in the solder at the land interface, which can cause stress concentration and act as a point for crack initiation. CSR recommends that the PCB land pattern is in accordance with IPC standard IPC-7351. Solder paste must be used during the assembly process. Typical Solder Reflow Profile 1.5 See Typical Solder Reflow Profile for Lead-free Devices for information. C S R 1 0 1 0 Q F N D a t a S h e e t Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 15 of 42 CS-231985-DSP3 www.csr.com RF Ports RF Receiver 2 Bluetooth Modem 2.1 CSR1010 QFN contains an integrated balun which provides a single-ended RF TX / RX port pin. No matching components are needed as the receive mode impedance is 50 and the transmitter has been optimised to deliver power in to a 50 load. 2.2 The receiver features a near-zero IF architecture that allows the channel filters to be integrated onto the die. Sufficient out-of-band blocking specification at the LNA input allows the receiver to be used in close proximity to GSM and WCDMA cellular phone transmitters without being significantly desensitised. An ADC digitises the IF received signal. 2.2.1 The LNA operates in differential mode and takes its input from the balanced port of the integrated balun. 2.2.2 The ADC samples the RSSI voltage on a packet-by-packet basis and implements a fast AGC. The front-end LNA gain is changed according to the measured RSSI value, keeping the first mixer input signal within a limited range. This improves the dynamic range of the receiver, improving performance in interference-limited environments. 2.3 2.3.1 The transmitter features a direct IQ modulator to minimise frequency drift during a transmit packet, which results in a controlled modulation index. Digital baseband transmit circuitry provides the required spectral shaping. RF Transmitter IQ Modulator RSSI Analogue to Digital Converter Low Noise Amplifier Bluetooth Radio Synthesiser 2.4 The Bluetooth radio synthesiser is fully integrated onto the die with no requirement for an external VCO screening can, varactor tuning diodes, LC resonators or loop filter. The synthesiser is guaranteed to lock in sufficient time across the guaranteed temperature range to meet the Bluetooth v4.0 specification. 2.5 2.5.1 Dedicated logic performs:
Baseband Physical Layer Hardware Engine Cyclic redundancy check Encryption Data whitening Access code correlation The hardware supports all optional and mandatory features of Bluetooth v4.0 specification. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 16 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 3 Clock Generation The Bluetooth reference clock for the system is generated from an external 16MHz clock source, see Figure 3.1. All the CSR1010 QFN internal digital clocks are generated using a phase locked loop, which is locked to the frequency of either the external reference clock source or a sleep clock frequency of 32.768kHz, see Figure 3.1. 3.1 Clock Architecture Bluetooth PLL Bluetooth LO
(~4.8GHz) Fast XTAL Clock for System 16MHz Core Digits
(16MHz) Slow XTAL Clock for Sleep 32kHz Embedded Digits
(32kHz) 2
. 2
. 6 6 2 5 0 0 0
-
W T
-
G Figure 3.1: Clock Architecture Crystal Oscillator: XTAL_16M_IN and XTAL_16M_OUT 3.2 CSR1010 QFN contains crystal driver circuits. This operates with an external crystal and capacitors to form a Pierce oscillator. Figure 3.2 shows the external crystal is connected to pins XTAL_16M_IN and XTAL_16M_OUT.
-
CTRIM I N _ M 6 1 _ L A T X T U O _ M 6 1 _ L A T X CLOAD1 CLOAD2 Figure 3.2: Crystal Driver Circuit 1
. 1 8 4 3 5 0 0 0
-
W T
-
G Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 17 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Note:
CTRIM is the internal trimmable capacitance in Table 3.1. CLOAD1 and CLOAD2 in combination with CTRIM and any parasitic capacitance provide the load capacitance required by the crystal. Crystal Specification 3.2.1 Table 3.1 shows the specification for an external crystal. Parameter Frequency Frequency tolerance (without trimming)
(a) Frequency trim range(b) Drive level Equivalent series resistance Load capacitance Pullability Min
-
-
-
-
-
-
10 Typ 16
-
50
-
-
9
-
Max
-
25
-
100 60
-
-
Unit MHz ppm ppm W pF ppm/pF Table 3.1: Crystal Specification
(a) Use integrated load capacitors to trim initial frequency tolerance in production or to trim frequency over temperature, increasing the allowable frequency tolerance.
(b) Frequency trim range is dependent on crystal load capacitor values and crystal pullability. Frequency Trim 3.2.2 CSR1010 QFN contains variable integrated capacitors to allow for fine-tuning of the crystal resonant frequency. This firmware-programmable feature allows accurate trimming of crystals on a per-device basis on the production line. The resulting trim value is stored in non-volatile memory. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 18 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Sleep Clock 3.3 The sleep clock is an externally provided 32.768kHz clock that is used during deep sleep and in other low-power modes. Figure 3.3 shows the sleep clock crystal driver circuit.
-
I N _ K 2 3 _ L A T X T U O _ K 2 3 _ L A T X CLOAD1 CLOAD2 2
. 2 9 4 3 5 0 0 0
-
W T
-
G Note:
Figure 3.3: Sleep Clock Crystal Driver Circuit CLOAD1 and CLOAD2 in combination with any parasitic capacitance provide the load capacitance required by the crystal. Crystal Specification 3.3.1 Table 3.2 shows the requirements for the sleep clock. Sleep Clock Frequency Frequency tolerance(a) (b) Duty cycle Min 30
-
Typ 32.768
-
Max 35 250 Units kHz ppm 30:70 50:50 70:30
%
Table 3.2: Sleep Clock Specification
(a) The frequency of the slow clock is periodically calibrated against the system clock. As a result the rate of change of the frequency is more important than the maximum deviation. To meet the accuracy requirements the frequency should not drift due to temperature or other effects by more than 80ppm in any 5 minute period.
(b) CSR1010 QFN can correct for 1% by using the fast clock to calibrate the slow clock. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 19 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 4 Microcontroller, Memory and Baseband Logic Bluetooth and Auxiliary Analogue Control DACs ADCs AES-CCS and AES Encryption I2C EEPROM Serial Flash I2C / Serial Flash I2C /
Serial Flash DMA Bluetooth low energy Modem and LC Wake-ups RAM Interface
(Buffers, LUTs, Tables and State) RAM Arbiter RAM Memory Protection Code Data Interrupt MCU I/O UART PIO and LED PWM PIOs AUX / CLK /
PSU Control I/O Control Logic Debug Debug Timer Figure 4.1: Baseband Digits Block Diagram
. 2 3 4 5 3 5 0 0 0
-
W T
-
G System RAM Internal ROM 4.1 64KB of integrated RAM supports the RISC MCU and is shared between the ring buffers used to hold data for each active connection and the general-purpose memory required by the Bluetooth stack. 4.2 CSR1010 QFN has 64KB of internal ROM. This memory is provided for system firmware implementation. If the internal ROM holds valid program code, on boot-up, this is copied into the program RAM. 4.3 The MCU, interrupt controller and event timer run the Bluetooth software stack and control the Bluetooth radio and external interfaces. A 16-bit RISC microcontroller is used for low power consumption and efficient use of memory. 4.4 12 lines of programmable bidirectional I/O are provided. They are all powered from VDD_PADS. PIO lines are software-configurable as weak pull-up, weak pull-down, strong pull-up or strong pull-down. Note:
Programmable I/O Ports, PIO and AIO Microcontroller At reset all PIO lines are inputs with weak pull-downs. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 20 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Any of the PIO lines can be configured as interrupt request lines or to wake the IC from deep sleep mode. Table 4.1 lists the options for waking the IC from the sleep modes. Sleep Mode Dormant Hibernate Deep Sleep Wake-up Options Can only be woken by the WAKE pin. Can be woken by the WAKE pin or by the watchdog timer. Can be woken by any PIO configured to wake the IC. The CSR1010 QFN supports alternative functions on the PIO lines:
Table 4.1: Wake Options for Sleep Modes SPI interface, see Section 1.2 and Section 5.4 UART, see Section 1.2 and Section 5.1.1 LED flasher / PWM module, see Section 4.5 Note:
CSR cannot guarantee that the PIO assignments remain as described. Implementation of the PIO lines is firmware build-specific, for more information see the relevant software release note. LED Flasher / PWM Module CSR1010 QFN has 3 general-purpose analogue interface pins, AIO[2:0]. 4.5 CSR1010 QFN contains a LED flasher / PWM module that works in sleep modes. These functions are controlled by the on-chip firmware. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 21 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Serial Interfaces Application Interface UART Interface 5 5.1 5.1.1 The CSR1010 QFN UART interface provides a simple mechanism for communicating with other serial devices using the RS232 protocol. 2 signals implement the UART function, UART_TX and UART_RX. When CSR1010 QFN is connected to another digital device, UART_RX and UART_TX transfer data between the 2 devices. UART configuration parameters, e.g. baud rate and data format, are set using CSR1010 QFN firmware. When selected in firmware PIO[0] is assigned to a UART_TX output and PIO[1] is assigned to a UART_RX input, see Section 1.2. The UART CTS and RTS signals can be assigned to any PIO pin by the on-chip firmware. Note:
To communicate with the UART at its maximum data rate using a standard PC, the PC requires an accelerated serial port adapter card. Table 5.1 shows the possible UART settings for the CSR1010 QFN. Minimum Maximum Parameter Baud rate Flow control Parity Number of stop bits Bits per byte Possible Values 1200 baud (2%Error) 9600 baud (1%Error) 2Mbaud (1%Error) CTS / RTS None, Odd or Even 1 or 2 8 Table 5.1: Possible UART Settings UART Configuration While in Deep Sleep 5.1.1.1 The maximum baud rate is 9600 baud during deep sleep. 5.2 The IC interface communicates to EEPROM, external peripherals or sensors. An external EEPROM connection can hold the program code externally to the CSR1010 QFN. IC Interface Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 22 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Figure 5.1 shows an example of an EEPROM connected to the IC interface where I2C_SCL, I2C_SDA and PIO[2]
are connected to the external EEPROM. The PIO[2] pin supplies the power to the EEPROM supply pin, e.g. VDD. At boot-up, if there is no valid ROM image in the CSR1010 QFN ROM area the CSR1010 QFN tries to boot from the IC interface, see Figure 5.2. This involves reading the code from the external EEPROM and loading it into the internal CSR1010 QFN RAM. PIO[2]
I2C_SCL I2C_SDA 24AA512 8 7 6 5 VDD WP SCL SDA 1 2 3 4 A0 A1 A2 VSS
. 1 1 3 5 5 5 0 0 0
-
W T
-
G C S R 1 0 1 0 Q F N D a t a S h e e t Figure 5.1: Example of an IC Interface EEPROM Connection SPI Master Interface 5.3 The SPI master memory interface in the CSR1010 QFN is overlaid on the IC interface and uses a further 3 PIOs for the extra pins, see Table 5.2. SPI Flash Interface Flash_VDD SF_DIN SF_CS#
SF_CLK SF_DOUT Pin PIO[2]
PIO[3]
PIO[4]
I2C_SCL I2C_SDA Table 5.2: SPI Master Serial Flash Memory Interface Note:
If an application using CSR1010 QFN is designed to boot from SPI serial flash, it is possible for the firmware to map the IC interface to alternative PIOs. The boot-up sequence for CSR1010 QFN is controlled by hardware and firmware. Figure 5.2 shows the sequence of loading RAM with content from RAM, EEPROM and SPI serial flash. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 23 of 42 CS-231985-DSP3 www.csr.com Device Starts Hardware Copies Content of ROM to RAM Hardware Checks I 2C Interface (Default Pins ) Hardware Checks SPI Interface (Default Pins ) No Presence of EEPROM Device Yes Copy Content of EEPROM to RAM Presence of SPI Serial Flash Device Yes Copy Content of SPI Serial Flash to RAM No Start MCU Executing from RAM 2
. 2
. 2 5 5 5 0 0 0
-
W T
-
G Figure 5.2: Memory Boot-up Sequence Programming and Debug Interface 5.4 Important Note:
The CSR1010 QFN debug SPI interface is available in SPI slave mode to enable an external MCU to program and control the CSR1010 QFN, generally via libraries or tools supplied by CSR. The protocol of this interface is proprietary. The 4 SPI debug lines directly support this function. The SPI programs, configures and debugs the CSR1010 QFN. It is required in production. Ensure the 4 SPI signals are brought out to either test points or a header. Take SPI_PIO#_SEL high to enable the SPI debug feature on PIO[8:5]. CSR1010 QFN uses a 16-bit data and 16-bit address programming and debug interface. Transactions occur when the internal processor is running or is stopped. Data is written or read one word at a time, or the auto-increment feature is available for block access. 5.4.1 The CSR1010 QFN is the slave and receives commands on DEBUG_MOSI and outputs data on DEBUG_MISO. Table 5.3 shows the instruction cycle for a SPI transaction. Instruction Cycle Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 24 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 1 2 3 4 5 Reset the SPI interface Hold DEBUG_CS# high for 2 DEBUG_CLK cycles Write the command word Take DEBUG_CS# low and clock in the 8-bit command Write the address Clock in the 16-bit address word Write or read data words Clock in or out 16-bit data word(s) Termination Take DEBUG_CS# high Table 5.3: Instruction Cycle for a SPI Transaction With the exception of reset, DEBUG_CS# must be held low during the transaction. Data on DEBUG_MOSI is clocked into the CSR1010 QFN on the rising edge of the clock line DEBUG_CLK. When reading, CSR1010 QFN replies to the master on DEBUG_MISO with the data changing on the falling edge of the DEBUG_CLK. The master provides the clock on DEBUG_CLK. The transaction is terminated by taking DEBUG_CS# high. The auto increment operation on the CSR1010 QFN cuts down on the overhead of sending a command word and the address of a register for each read or write, especially when large amounts of data are to be transferred. The auto increment offers increased data transfer efficiency on the CSR1010 QFN. To invoke auto increment, DEBUG_CS# is kept low, which auto increments the address, while providing an extra 16 clock cycles for each extra word written or read. 5.4.2 Multi-slave Operation Do not connect the CSR1010 QFN in a multi-slave arrangement by simple parallel connection of slave MISO lines. When CSR1010 QFN is deselected (DEBUG_CS# = 1), the DEBUG_MISO line does not float. Instead, CSR1010 QFN outputs 0 if the processor is running or 1 if it is stopped. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 25 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Power Control and Regulation 6 CSR1010 QFN contains 2 regulators:
1 switch-mode regulator, which generates the main supply rail from the battery 1 low-voltage linear regulator Figure 6.1 shows the configuration for the power control and regulation with the CSR1010 QFN. SMPS_LX VDD_REG_IN Switch VDD _BAT _SMPS Switch-mode Regulator Low-voltage VDD_DIG Linear Regulator VDD_RADIO 1.35 V VDD_ANA 1.35 V VDD_AUX 1.35 V VDD _CORE Digits 0.65 /1.20 V Figure 6.1: Voltage Regulator Configuration
. 3 4 7 6 3 5 0 0 0
-
W T
-
G Switch-mode Regulator Low-voltage VDD_DIG Linear Regulator 6.1 The switch-mode regulator generates the main rail from the battery supply, VDD_BAT_SMPS. The main rail supplies the lower regulated voltage to a further digital linear regulator and also to the analogue sections of the CSR1010 QFN. The switch-mode regulator generates typically 1.35V. 6.2 The integrated low-voltage VDD_DIG linear regulator powers the CSR1010 QFN digital circuits. The input voltage range is 0.65V to 1.35V. It can supply programmable voltages of 0.65V to 1.20V to the digital area of the CSR1010 QFN. The maximum output current for this regulator is 30mA. Connect a minimum 470nF low ESR capacitor, e.g. MLC, to the VDD_CORE output pin. Software controls the output voltage. Important Note:
This regulator is only for CSR internal use. Section 7 shows CSR's recommended circuit connection. Reset 6.3 CSR1010 QFN is reset by:
Power-on reset Software-configured watchdog timer Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 26 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Digital Pin States on Reset 6.3.1 Table 6.1 shows the pin states of CSR1010 QFN on reset. PU and PD default to weak values unless specified otherwise. Pin Name / Group I2C_SDA I2C_SCL PIO[11:0]
Table 6.1: Pin States on Reset Power-on Reset 6.3.2 Table 6.2 shows how the power-on reset occurs. Power-on Reset Reset release on VDD_DIG rising Reset assert on VDD_DIG falling Reset assert on VDD_DIG falling (Sleep mode) Hysteresis Table 6.2: Power-on Reset On Reset Strong PU Strong PU Weak PD Typ 1.05 1.00 0.60 50 Unit V mV Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 27 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 8 8.1 Electrical Characteristics Absolute Maximum Ratings Rating Storage temperature Battery (VDD_BAT) operation(a) I/O supply voltage Other terminal voltages(b) Min
-40 1.8
-0.4 Max 85 3.6 3.6 VSS - 0.4 VDD + 0.4 Unit C V V V
(a) CSR1010 QFN is reliable and qualifiable to 4.2V, but there will be minor deviations in performance relative to published performance values for 1.8V to 3.6V.
(b) VDD = Terminal Supply Domain 8.2 Recommended Operating Conditions Operating Condition Operating temperature range Battery (VDD_BAT) operation(a) I/O supply voltage (VDD_PADS)(b) Min
-30 1.8 1.2 Typ
-
-
-
Max 85 3.6 3.6 Unit C V V
(a) CSR1010 QFN is reliable and qualifiable to 4.2V, but there will be minor deviations in performance relative to published performance values for 1.8V to 3.6V.
(b) Safe to 4.2V if VDD_BAT = 4.2V. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 29 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 8.3 8.3.1 Input/Output Terminal Characteristics Switch-mode Regulator Switch-mode Regulator Input voltage Output voltage Temperature coefficient Normal Operation Output noise, frequency range 100Hz to 100kHz Settling time, settling to within 10% of final value Output current (Imax) Quiescent current (excluding load, Iload < 1mA) Ultra Low-power Mode Output current (Imax) Quiescent current Min 1.8 0.65
-200
-
-
-
-
-
-
Typ
-
1.35
-
-
-
-
-
-
-
Max 3.6 1.35 200 0.4 30 50 20 100 1 Unit V V ppm/C mV rms s mA A A A Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 30 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 8.3.2 Low-voltage Linear Regulator Normal Operation Input voltage Output voltage Important Note:
Min 0.65 0.65 Typ
-
-
Max 1.35 1.20 Unit V V This regulator is only for CSR internal use. Section 7 shows CSR's recommended circuit connection. 8.3.3 Digital Terminals Input Voltage Levels VIL input logic level low VIH input logic level high Tr/Tf Output Voltage Levels VOL output logic level low, lOL = 4.0mA Min
-0.4 0.7 x VDD
-
Min
-
VOH output logic level high, lOH = -4.0mA 0.75 x VDD Tr/Tf Input and Tristate Currents With strong pull-up IC with strong pull-up With strong pull-down With weak pull-up With weak pull-down CI input capacitance
-
Min
-150
-250 10
-5.0 0.33 1.0 Typ Max Unit
-
-
-
Typ
-
-
-
Typ
-40
-
40
-1.0 1.0
-
0.3 x VDD_PADS VDD + 0.4 25 Max 0.4
-
5 Max
-10
-
150
-0.33 5.0 5.0 V V ns Unit V V ns Unit A A A A A pF Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 31 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 8.3.4 AIO Input Voltage Levels Input voltage ESD Protection 8.4 Apply ESD static handling precautions during manufacturing. Table 8.1 shows the ESD handling maximum ratings. Min 0 Typ
-
Max VDD_AUX Unit V Condition Class Max Rating Human Body Model Contact Discharge per JEDEC EIA/JESD22-A114 2 2000V (all pins) Machine Model Contact Discharge per JEDEC EIA/JESD22-A115 200V 200V (all pins) Charged Device Model Contact Discharge per JEDEC EIA/JESD22-C101 III 500V (all pins) Table 8.1: ESD Handling Ratings Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 32 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 9 Current Consumption Table 9.1 shows CSR1010 QFN total typical current consumption measured at the battery. Mode Dormant Hibernate Deep sleep Idle Description Total Typical Current at 3V All functions are shut down. To wake them up, toggle the WAKE pin.
<600nA VDD_PADS = ON, REFCLK = OFF, SLEEPCLK = ON, VDD_BAT = ON
<1.5A VDD_PADS = ON, REFCLK = OFF, SLEEPCLK = ON, VDD_BAT = ON, RAM = ON, digital circuits = ON, SMPS = ON (low-power mode), 1ms wake-up time
<5A VDD_PADS = ON, REFCLK = ON, SLEEPCLK = ON, VDD_BAT = ON, RAM = ON, digital circuits = ON, MCU = IDLE, <1s wake-up time
~1mA RX / TX active
-
~16mA @ 3V peak current Table 9.1: Current Consumption Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 33 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 10 CSR Green Semiconductor Products and RoHS Compliance CSR confirms that CSR Green semiconductor products comply with the following regulatory requirements:
Restriction on Hazardous Substances directive guidelines in the EU RoHS Directive 2002/95/EC and RoHS recast 2011/65/EU1 from 3 Jan 2013. EU REACH, Regulation (EC) No 1907/20061:
List of substances subject to authorisation (Annex XIV) Restrictions on the manufacture, placing on the market and use of certain dangerous substances, preparations and articles (Annex XVII). This Annex now includes requirements that were contained within EU Directive, 76/769/EEC. There are many substance restrictions within this Annex, including, but not limited to, the control of use of Perfluorooctane sulfonates (PFOS). When requested by customers, notification of substances identified on the Candidate List as Substances of Very High Concern (SVHC)1. POP regulation (EC) No 850/20041 EU Packaging and Packaging Waste, Directive 94/62/EC1 Montreal Protocol on substances that deplete the ozone layer. Conflict minerals, Section 1502, Dodd-Frank Wall Street Reform and Consumer Protection act, which affects columbite-tantalite (coltan / tantalum), cassiterite (tin), gold, wolframite (tungsten) or their derivatives. CSR is a fabless semiconductor company: all manufacturing is performed by key suppliers. CSR have mandated that the suppliers shall not use materials that are sourced from "conflict zone mines"
but understand that this requires accurate data from the EICC programme. CSR shall provide a complete EICC / GeSI template upon request. CSR has defined the "CSR Green" standard based on current regulatory and customer requirements including free from bromine, chlorine and antimony trioxide. Products and shipment packaging are marked and labelled with applicable environmental marking symbols in accordance with relevant regulatory requirements. This identifies the main environmental compliance regulatory restrictions CSR specify. For more information on the full "CSR Green" standard, contact product.compliance@csr.com. 1 Including applicable amendments to EU law which are published in the EU Official Journal, or SVHC Candidate List updates published by the European Chemicals Agency (ECHA). Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 34 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 11 CSR1010 QFN Software Stack CSR1010 QFN is supplied with Bluetooth v4.0 specification compliant stack firmware. Figure 11.1 shows that the CSR1010 QFN software architecture enables the Bluetooth processing and the application program to run on the internal RISC MCU. Application Generic Attribute Profile (GATT) Attribute Profile
(ATT) Security Manager (SM) Device Manager L2CAP Link Layer Control Software Radio Control Digital Radio Control Physical Layer Figure 11.1: Software Architecture 1
. 1
. 0 7 5 5 0 0 0
-
W T
-
G Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 35 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 12 Tape and Reel Information For tape and reel packing and labelling see IC Packing and Labelling Specification. 12.1 Figure 12.1 shows the CSR1010 QFN packing tape orientation. Tape Orientation Pin 1 User Direction of Feed Figure 12.1: Tape Orientation 2
. 2
. 2 1 8 2 0 0 0
-
W T
-
G Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 36 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Tape Dimensions 12.2 Figure 12.2 shows the dimensions of the tape for the CSR1010 QFN. Figure 12.2: Tape Dimensions A0 B0 K0 Unit Notes 1
. 1
. 4 0 5 5 0 0 0
-
W T
-
G C S R 1 0 1 0 Q F N D a t a S h e e t 5.25 5.25 0.80 mm 10 sprocket hole pitch cumulative tolerance 0.2. 1. 2. Camber in compliance with EIA 481. 3. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole. 4. A0 and B0 are calculated on a plane at a distance
"R" above the bottom of the pocket. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 37 of 42 CS-231985-DSP3 www.csr.com 12.3 Reel Information ATTENTION Electrostatic Sensitive Devices Safe Handling Required
"A"
102.0 2.0 a(rim height) Detail "A"
330.0 2.0 88 REF
"b" REF 20.2 13.0+0.5
-0.2 M I N 2.0 0.5 6 PS Detail "B"
6 PS
(MEASURED AT HUB)
(MEASURED AT HUB) W1 W2 Figure 12.3: Reel Dimensions 2
. 5
. 7 9 7 2 0 0 0
-
W T
-
G Package Type 5 x 5 x 0.6mm QFN Nominal Hub Width
(Tape Width) 12 a 4.5 b 98.0 W1 W2 Max Units 12.4
(2.0/-0.0) 18.4 mm 12.4 Moisture Sensitivity Level CSR1010 QFN is qualified to moisture sensitivity level MSL3 in accordance with JEDEC J-STD-020. Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 38 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t 13 Document References Document Reference, Date Core Specification of the Bluetooth System. Bluetooth Specification Version 4.0, 17 December 2009 CSR1010 QFN A05 Performance Specification. CS-233372-SP Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM). JESD22-A114 Environmental Compliance Statement for CSR Green Semiconductor Products. CB-001036-ST IC Packing and Labelling Specification. CS-112584-SP Moisture / Reflow Sensitivity Classification for Nonhermitic Solid State Surface Mount Devices. IPC / JEDEC J-STD-020 Typical Solder Reflow Profile for Lead-free Devices. CS-116434-AN Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 39 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Terms and Definitions Term AC ADC AGC AIO ATT balun Bluetooth CSR CTS dBm DC e.g. EDR Definition Alternating Current Analogue to Digital Converter Automatic Gain Control Analogue Input/Output ATTribute protocol balanced/unbalanced interface or device that changes a balanced output to an unbalanced input or vice versa Set of technologies providing audio and data transfer over short-range radio connections Cambridge Silicon Radio Clear To Send Decibels relative to 1 mW Direct Current exempli gratia, for example Enhanced Data Rate EEPROM Electrically Erasable Programmable Read Only Memory EIA ESD ESR GAP GATT GSM HID IC I/O IC IF IPC IQ Electronic Industries Alliance Electrostatic Discharge Equivalent Series Resistance Generic Access Profile Generic ATTribute protocol Global System for Mobile communications Human Interface Device Inter-Integrated Circuit Interface Input/Output Integrated Circuit Intermediate Frequency See www.ipc.org In-Phase and Quadrature Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 40 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Term JEDEC KB L2CAP LC LED LNA MAC MCU MISO MLC MOSI NSMD PA PC PCB PD PIO PIO plc ppm PU PWM QFN RAM RF RISC RoHS ROM RSSI Definition Joint Electron Device Engineering Council (now the JEDEC Solid State Technology Association) Kilobyte Logical Link Control and Adaptation Protocol An inductor (L) and capacitor (C) network Light-Emitting Diode Low Noise Amplifier Medium Access Control MicroController Unit Master In Slave Out MultiLayer Ceramic Master Out Slave In Non-Solder Mask Defined Power Amplifier Personal Computer Printed Circuit Board Pull-down Parallel Input/Output Programmable Input/Output, also known as general purpose I/O public limited company parts per million Pull-Up Pulse Width Modulation Quad-Flat No-lead Random Access Memory Radio Frequency Reduced Instruction Set Computer Restriction of Hazardous Substances in Electrical and Electronic Equipment Directive
(2002/95/EC) Read Only Memory Received Signal Strength Indication Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 41 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t Term RTS RX SIG SMP SPI TCXO TX UART VCO Definition Request To Send Receive or Receiver
(Bluetooth) Special Interest Group Security Manager Protocol Serial Peripheral Interface Temperature Compensated crystal Oscillator Transmit or Transmitter Universal Asynchronous Receiver Transmitter Voltage Controlled Oscillator W-CDMA Wideband Code Division Multiple Access Production Information Cambridge Silicon Radio Limited 2012 This material is subject to CSR's non-disclosure agreement Page 42 of 42 CS-231985-DSP3 www.csr.com C S R 1 0 1 0 Q F N D a t a S h e e t FCC Statement This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:
-- Reorient or relocate the receiving antenna.
-- Increase the separation between the equipment and receiver.
-- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
-- Consult the dealer or an experienced radio/TV technician for help. This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions:
(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation. Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.
frequency | equipment class | purpose | ||
---|---|---|---|---|
1 | 2016-11-13 | 2402 ~ 2480 | DXX - Part 15 Low Power Communication Device Transmitter | Original Equipment |
app s | Applicant Information | |||||
---|---|---|---|---|---|---|
1 | Effective |
2016-11-13
|
||||
1 | Applicant's complete, legal business name |
Meet International Ltd.
|
||||
1 | FCC Registration Number (FRN) |
0025978552
|
||||
1 | Physical Address |
Flat C, 11/F., China Trade Centre
|
||||
1 |
Kowloon, N/A
|
|||||
1 |
Hong Kong
|
|||||
app s | TCB Information | |||||
1 | TCB Application Email Address |
s******@nemko.com
|
||||
1 | TCB Scope |
A2: Low Power Transmitters (except Spread Spectrum) and radar detectors operating above 1 GHz
|
||||
app s | FCC ID | |||||
1 | Grantee Code |
2AJ4T
|
||||
1 | Equipment Product Code |
MS-WMBM1
|
||||
app s | Person at the applicant's address to receive grant or for contact | |||||
1 | Name |
D**** C******
|
||||
1 | Title |
Manager
|
||||
1 | Telephone Number |
852-2********
|
||||
1 | Fax Number |
852-2********
|
||||
1 |
s******@meet.com.hk
|
|||||
app s | Technical Contact | |||||
n/a | ||||||
app s | Non Technical Contact | |||||
n/a | ||||||
app s | Confidentiality (long or short term) | |||||
1 | Does this application include a request for confidentiality for any portion(s) of the data contained in this application pursuant to 47 CFR § 0.459 of the Commission Rules?: | Yes | ||||
1 | Long-Term Confidentiality Does this application include a request for confidentiality for any portion(s) of the data contained in this application pursuant to 47 CFR § 0.459 of the Commission Rules?: | No | ||||
if no date is supplied, the release date will be set to 45 calendar days past the date of grant. | ||||||
app s | Cognitive Radio & Software Defined Radio, Class, etc | |||||
1 | Is this application for software defined/cognitive radio authorization? | No | ||||
1 | Equipment Class | DXX - Part 15 Low Power Communication Device Transmitter | ||||
1 | Description of product as it is marketed: (NOTE: This text will appear below the equipment class on the grant) | External Wireless Dongle | ||||
1 | Related OET KnowledgeDataBase Inquiry: Is there a KDB inquiry associated with this application? | No | ||||
1 | Modular Equipment Type | Does not apply | ||||
1 | Purpose / Application is for | Original Equipment | ||||
1 | Composite Equipment: Is the equipment in this application a composite device subject to an additional equipment authorization? | No | ||||
1 | Related Equipment: Is the equipment in this application part of a system that operates with, or is marketed with, another device that requires an equipment authorization? | No | ||||
1 | Is there an equipment authorization waiver associated with this application? | No | ||||
1 | If there is an equipment authorization waiver associated with this application, has the associated waiver been approved and all information uploaded? | No | ||||
app s | Test Firm Name and Contact Information | |||||
1 | Firm Name |
Global United Technology Service Co., Ltd
|
||||
1 | Name |
R****** L******
|
||||
1 | Telephone Number |
86-75********
|
||||
1 | Fax Number |
86-75********
|
||||
1 |
r******@gtstest.com
|
|||||
Equipment Specifications | |||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Line | Rule Parts | Grant Notes | Lower Frequency | Upper Frequency | Power Output | Tolerance | Emission Designator | Microprocessor Number | |||||||||||||||||||||||||||||||||
1 | 1 | 15C | 2402.00000000 | 2480.00000000 |
some individual PII (Personally Identifiable Information) available on the public forms may be redacted, original source may include additional details
This product uses the FCC Data API but is not endorsed or certified by the FCC