T ye r-gahn 189_gain0 ig_gain FerT8]
GB steps ig_gaind
[48-42]
6B stops ig_gaint Pete]
6.8 steps Decimation
>| P rae 6B steps Acig_gaint_1
+42]
dB stops Adig_gaint_1 Digtal ters Including cic, be]
SOM. scramble |
Digtal ters Decimaton}
Digial ters 48:+42]
6 eB steps E including CIC, fe poar_gain SOM scambie |
neluding DROOP|
and HF Digtal fits ncluding DROOPY and HF 3.8 stops aio_gains je|
Sidetone_!
AMICO_DAT DMICO_DAT AMIC1_DAT. DMIC1_DAT. DMIC2_DAT DMIC3_DAT. MIX_DATR MIX1_DATL MIX1_DATR DAC_DATL DAC_DATR woo px a] pom sn Decimation DMICO_DAT.
amict_oatp] poa_tgain Decimation DMIC1_DAT. Daicz_pat ol Decimaton2 DMics_baT >I Decimations Decimation
\1G_GAING
>bic_cain MIC_DATX[15:0]
Decimation ALC&NG GAIN at Yo) aquees ke| was fvorvodef tat ff aoowa fefurvor og acon oper:
DAC_DAT[15:0]
DAC_DAT[19:0]
HeadPhone gain adc_data dac_data Dutput Path RXFIFOO Feveamt rx Fveamd ainO_sel 8{i2s0_I[23]}
(25023) i2s0_l_post[15:0] | i2s0_I_pre[15:0] foo]
i2s0_ain0_come TXFIFOO TXFIFO DMA aout0_sel i2s0_aout_come aoutO_sel | aout1_sel usb aout1_sel int_aout_mode dac oe i2s1_aout_come i2s1_tx 2%
ANT Rx Mixer Complex filter ele Modulation Data ahb_interface SoC CPU_SYSTEM eip(external_interrupt_pending) external_interrupt_ source[N:1]
PLic_sw sip(software_interrupt_pending)
| sip(software_interrupt_pending) |
fip(timer_interrupt_pending) Processor Core Interrupt Gatev Priontization Interrupt Target
(Processor) and external_interrupt[N:1]
eip PLIC PLIC Gateways PLIC Core Processor core AHB Interface external interrupt | external interrupt2 . external_interrupt N Interrupt Notification Interrupt ID Interrupt Source Gateway PLIC Core external_interrupt interrupt request
next request an eee interrupt notification
| _ interrupt claim claim response
interrupt completion
Target Handler Running PLIC_SW Interrupt Target
(Pr
(software_interrupt_pending)
}@---- A? Tra ize Transfors
+ SrcBurstSize Transfers >|
|# Remaining Transfers >|
|-SrcBurstSize Transfers >|
ep fe]
Wo {We Ro} [Re | [Wo + {We
(eb Rn whe]
dma int
\ Channel arbitration
, Head of List 2'nd Element 3'rd Element 4'th Element Chactrl > > =>
ChaSrcAddr ChnDstAddr ChaTranSize Chl.LPointer re x Channel Control Registers Descriptors in Memory 0 ELE Toy EAA PPL Ere a aR endtion condton iss 2-Channel PS{PHILIPS Format) Stereo input le 32 Corks wie 32 Gods .
' yoru Mode sai OP) i++ (pay
. a : "Pig Channel t|
Tanai ULL
| BBOBAKRAOOS 1 paQaadaa OOH
| OO+$_ + ada0 00 |
X10) i++
2-Channel Left Justified Stereo Input _SLRCLIK 32 Clocks 32 Clocks a recon ee 166i Mode jon Mode oe se se Imenseneed mans ied we ots a lataladadl Emer 2-Channel Right Justified{Sony Formal) Stereo Input
'_SLRCLK 32 Clocks I 32 Clocks Toulon
* eagoansane BEHEOOREOG a
|. eaqadad"aagaada 16Bit Mode 16Bit Mode
| ge ead 2-Channel Left Justified Stereo Input LSURCLK 64 Clocks 3 a $++ |
MSCLK SULJULLUL, A ULL, |
| Left Channel | Right Channel |
faye LSB ide LSB QOOOOAOCROBAOHOOHAOHAG ae Mode 2-Channel Left Justified Stereo input IMSB LsB |Mse
| Bagaacroagageaqa9ciase00$}
pat Mode clk_i2s0 melk_div2out adc_dci_ms ade_belk_out belkinv ade_balk_in } ade_dci_ms ade_Irclk_out frm_inv adc_Irclk_in ) dac_dci_ms dac_bclk_out belkinv dg_baK In ido y dac_dci_ms dac_Irclk_out i2s0_clk i2s1_clk align UART j>| Lo} rxcontotter fey] aud Rate Generator fa TRQ Interface os i t APB le] Transmitershitt fa wxrro be Register bt 1x pl Loop Back
}| Lm} Receiver shit >| RXFIFO reih tacrtte. le RX i Le} Rxcontrotiee J RTS START DATAO-7 [PARITY | STOP i Shmpling pdint Sampling point-Min Sampling point-Max TX buffer RX buffer RX o. Toe jE STAD UIA ESOT
[SAT orn [PARTY sor [Toe y Goacmero Tinea i Trncoat unter eee Tine onion =
The timeout values updated Tete vale opted