FCC ID: XMR2022EG120KNA LTE-A Cat 12 LGA Module

 

EG060K &EG120KSeries Hardware Design LTE-A Module Series Version: 1.0 Date: 2022-03-24 Status: Released EG060K-EA&EG120K-EA_Hardware_Design 1 / 103 LTE-A Module Series At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd. Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China Tel: +86 21 5108 6236 Email: info@quectel.com Or our local offices. For more information, please visit:

http://www.quectel.com/support/sales.htm. For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm. Or email us at: support@quectel.com. Legal Notices We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an as available basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you. Use and Disclosure Restrictions License Agreements Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein. Copyright Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-

exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material. EG060K &EG120K _Series_Hardware_Design 1 / 103 LTE-A Module Series Trademarks Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects. Third-Party Rights This document may refer to hardware, software and/or documentation owned by one or more third parties (third-party materials). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto. We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade. Privacy Policy To implement module functionality, certain device data are uploaded to Quectels or third-partys servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy. Disclaimer a) We acknowledge no liability for any injury or damage arising from the reliance upon the information. b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein. c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable. d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources. Copyright Quectel Wireless Solutions Co., Ltd. 2022. All rights reserved. EG060K &EG120K _Series_Hardware_Design 2 / 103 LTE-A Module Series Safety Information The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating the module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals of the product. Otherwise, Quectel assumes no liability for your failure to comply with these precautions. Full attention must be paid to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving. Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If there is an Airplane Mode, it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on an aircraft. Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities. Cellular terminals or mobiles operating over radio signal and cellular network cannot be guaranteed to connect in certain conditions, such as when the mobile bill is unpaid or the (U)SIM card is invalid. When emergency help is needed in such conditions, use emergency call if the device supports it. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength. In an emergency, the device with emergency call function cannot be used as the only contact method considering network connection cannot be guaranteed under all circumstances. The cellular terminal or mobile contains a transceiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV sets, radios, computers or other electric equipment. In locations with explosive or potentially explosive atmospheres, obey all posted signs and turn off wireless devices such as mobile phone or other cellular terminals. Areas with explosive or potentially explosive atmospheres include fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, and areas where the air contains chemicals or particles such as grain, dust or metal powders. EG060K-EA&EG120K-EA_Hardware_Design 3 / 103 LTE-A Module Series About the Document Revision History Version Date Author Description

2022-01-28 1.0 2022-03-24 Elliot CAO/

Lewis PENG/

Jacen HUANG Elliot CAO/

Lewis PENG/

Jacen HUANG Creation of the document Released EG060K &EG120K _Series_Hardware_Design 4 / 103 LTE-A Module Series Contents 3.2. 2.1. 2.2. 2.3. 2.4. 2.5. 2.6. Safety Information ....................................................................................................................................... 3 About the Document ................................................................................................................................... 4 Contents ....................................................................................................................................................... 5 Table Index ................................................................................................................................................... 7 Figure Index ................................................................................................................................................. 9 Introduction ........................................................................................................................................ 11 1 Special Marks .......................................................................................................................... 13 1.1. 2 Product Overview .............................................................................................................................. 14 Frequency Bands and Functions ............................................................................................. 14 Key Features ........................................................................................................................... 15 Functional Diagram ................................................................................................................. 19 Pin Assignment ........................................................................................................................ 20 Pin Description ......................................................................................................................... 21 EVB .......................................................................................................................................... 28 3 Operating Characteristics ................................................................................................................. 29 3.1. Operating Modes ..................................................................................................................... 29 3.1.1. Sleep Mode .................................................................................................................... 29 3.1.1.1. UART Application ................................................................................................. 30 3.1.1.2. USB Application ................................................................................................... 31 3.1.2. Airplane Mode ................................................................................................................ 33 Power Supply ........................................................................................................................... 34 3.2.1. Power Supply Pins ......................................................................................................... 34 3.2.2. Reference Design for Power Supply .............................................................................. 35 3.2.3. Power Supply Voltage Monitoring .................................................................................. 36 Turn On .................................................................................................................................... 36 Turn Off .................................................................................................................................... 38 3.4.1. Turn Off with PWRKEY .................................................................................................. 38 3.4.2. Turn Off with AT Command ........................................................................................... 39 3.5. Reset ........................................................................................................................................ 39 4 Application Interfaces ....................................................................................................................... 41 4.1.

(U)SIM Interfaces..................................................................................................................... 42 4.2. USB Interface .......................................................................................................................... 44 4.3. UART Interfaces ...................................................................................................................... 46 4.3.1. Main UART Interface ...................................................................................................... 47 4.3.2. Debug UART Interface ................................................................................................... 47 4.3.3. Bluetooth UART Interface* ............................................................................................. 47 4.3.4. UART Application ........................................................................................................... 48 SPI Interface ............................................................................................................................ 49 PCM and I2C Interfaces .......................................................................................................... 50 ADC Interfaces ........................................................................................................................ 53 Status Indication ...................................................................................................................... 54 4.7.1. Network Status Indication .............................................................................................. 54 4.4. 4.5. 4.6. 4.7. 3.3. 3.4. EG060K &EG120K _Series_Hardware_Design 5 / 103 LTE-A Module Series 4.7.2. Module Status Indication ................................................................................................ 55 4.8. RI ............................................................................................................................................. 56 4.9. PCIe Interface .......................................................................................................................... 56 4.10. SDIO Interface* ........................................................................................................................ 58 4.11. Antenna Tuner Control Interfaces* .......................................................................................... 60 4.12. USB_BOOT Interface .............................................................................................................. 60 5 RF Specifications ............................................................................................................................... 62 5.1. Cellular Network ...................................................................................................................... 62 5.1.1. Antenna Interface & Frequency Bands .......................................................................... 62 5.1.2. Tx Power ........................................................................................................................ 64 5.1.3. Rx Sensitivity .................................................................................................................. 64 5.1.4. Reference Design .......................................................................................................... 67 5.2. GNSS ....................................................................................................................................... 69 5.2.1. Antenna Interface & Frequency Bands .......................................................................... 69 5.2.2. GNSS Performance ....................................................................................................... 69 5.2.3. Reference Design .......................................................................................................... 70 5.3. RF Routing Guidelines ............................................................................................................ 71 5.4. Antenna Design Requirements ............................................................................................... 73 5.5. RF Connector Recommendation ............................................................................................. 73 6 Electrical Characteristics and Reliability ........................................................................................ 76 Absolute Maximum Ratings ..................................................................................................... 76 6.1. Power Supply Ratings ............................................................................................................. 76 6.2. Power Consumption ................................................................................................................ 77 6.3. 6.4. Digital I/O Characteristics ........................................................................................................ 84 6.5. ESD Protection ........................................................................................................................ 86 6.6. Operation and Storage Temperatures .................................................................................... 86 Thermal Dissipation ................................................................................................................. 87 6.7. 7 Mechanical Information ..................................................................................................................... 88 7.1. Mechanical Dimensions ........................................................................................................... 88 7.2. Recommended Footprint ......................................................................................................... 90 Top and Bottom Views ............................................................................................................ 91 7.3. 8 Storage, Manufacturing & Packaging .............................................................................................. 94 Storage Conditions .................................................................................................................. 94 8.1. 8.2. Manufacturing and Soldering .................................................................................................. 95 Packaging Specifications ......................................................................................................... 97 8.3. 8.3.1. Carrier Tape ................................................................................................................... 97 8.3.2. Plastic Reel .................................................................................................................... 98 8.3.3. Packaging Process ........................................................................................................ 98 9 Appendix References ...................................................................................................................... 100 EG060K &EG120K _Series_Hardware_Design 6 / 103 LTE-A Module Series Table Index Table 1: Special Marks ...................................................................................................................................... 13 Table 2: Frequency Bands and GNSS Types of EG060K& EG120KSeries ..................................................... 14 Table 3: Key Features ....................................................................................................................................... 15 Table 4: I/O Parameters Definition .................................................................................................................... 21 Table 5: Pin Description .................................................................................................................................... 21 Table 6: Overview of Operating Modes ............................................................................................................. 29 Table 7: Pin Description of W_DISABLE# ......................................................................................................... 33 Table 7: RF Function Status .............................................................................................................................. 33 Table 8: VBAT and GND Pins ........................................................................................................................... 34 Table 9: PWRKEY Pin Description .................................................................................................................... 36 Table 10: RESET_N Pin Description ................................................................................................................. 39 Table 11: Pin Definition of (U)SIM Interfaces .................................................................................................... 42 Table 12: Pin Definition of USB Interface .......................................................................................................... 44 Table 13: USB Trace Length Inside the Module ............................................................................................... 46 Table 14: Pin Definition of Main UART Interface ............................................................................................... 47 Table 15: Pin Definition of Debug UART Interface ............................................................................................ 47 Table 16: Pin Definition of Bluetooth UART Interface ....................................................................................... 48 Table 17: Pin Definition of SPI Interface............................................................................................................ 49 Table 18: Pin Definition of PCM and I2C Interfaces .......................................................................................... 52 Table 19: Pin Definition of the ADC Interface .................................................................................................... 53 Table 20: Characteristics of ADC Interfaces ..................................................................................................... 53 Table 21: Pin Definition of NET_MODE and NET_STATUS ............................................................................. 54 Table 22: Working Status of NET_MODE and NET_STATUS.......................................................................... 54 Table 23: Pin Definition of STATUS .................................................................................................................. 55 Table 24: Default Behavior of MAIN_RI ............................................................................................................ 56 Table 25: Pin Definition of PCIe Interface ......................................................................................................... 56 Table 26: PCIe Trace Length Inside the Module ............................................................................................... 58 Table 27: Pin Definition of SDIO Interface* ....................................................................................................... 58 Table 28: Pin Definition of RFFE Interfaces* for Antenna Tuner Control .......................................................... 60 Table 29: Pin Definition of USB_BOOT Interface .............................................................................................. 60 Table 30: Pin Definition of the Main/Rx-diversity/MIMO Antenna Interfaces .................................................... 62 Table 31: Frequency Bands .............................................................................................................................. 62 Table 32: Tx Power............................................................................................................................................ 64 Table 33: EG060K-EA & EG120K-EA Dual-Antenna Conducted RF Rx Sensitivity ......................................... 64 Table 34: EG060K-NA & EG120K-NA Dual-Antenna Conducted RF Rx Sensitivity ........................................ 65 Table 33: EG060K-LA & EG120K-LA Dual-Antenna Conducted RF Rx Sensitivity ......................................... 66 Table 35: Pin Definition of GNSS Antenna Interface ......................................................................................... 69 Table 36: GNSS Frequency .............................................................................................................................. 69 Table 37: GNSS Performance ........................................................................................................................... 69 Table 38: Antenna Design Requirements ......................................................................................................... 73 Table 39: Absolute Maximum Ratings ............................................................................................................... 76 EG060K &EG120K _Series_Hardware_Design 7 / 103 LTE-A Module Series Table 40: Power Supply Ratings ....................................................................................................................... 77 Table 41: EG060K-EA Power Consumption ..................................................................................................... 77 Table 42: EG120K-EA Power Consumption ..................................................................................................... 79 Table 42: EG060K-NA & EG120K-NA Power Consumption ............................................................................. 80 Table 41: EG060K-LA Power Consumption ...................................................................................................... 81 Table 42: EG120K-LA Power Consumption ...................................................................................................... 83 Table 42: VDD_EXT I/O Requirements ............................................................................................................. 84 Table 43: SDIO_VDD Low-voltage I/O Requirements ...................................................................................... 85 Table 44: SDIO_VDD High-voltage I/O Requirements ...................................................................................... 85 Table 45: VDD_USIM High/Low-voltage I/O Requirements .............................................................................. 85 Table 46: Electrostatic Discharge Characteristics (Temperature: 25 C, Humidity: 45 %) ............................... 86 Table 47: Operating and Storage Temperatures ............................................................................................... 86 Table 48: Recommended Thermal Profile Parameters ..................................................................................... 95 Table 49: Carrier Tape Dimension Table (Unit: mm) ........................................................................................ 97 Table 50: Plastic Reel Dimension Table (Unit: mm) .......................................................................................... 98 Table 51: Related Documents ......................................................................................................................... 100 Table 52: Term and Abbreviation .................................................................................................................... 100 EG060K &EG120K _Series_Hardware_Design 8 / 103 LTE-A Module Series Figure Index Figure 1: Functional Diagram ............................................................................................................................ 19 Figure 2: Pin Assignment (Top View) ................................................................................................................ 21 Figure 3: DRX Run Time and Power Consumption in Sleep Mode .................................................................. 30 Figure 4: Sleep Mode Application via UART Interfaces .................................................................................... 30 Figure 5: Sleep Mode Application with USB Remote Wake-up ........................................................................ 31 Figure 6: Sleep Mode Application with MAIN_RI .............................................................................................. 32 Figure 7: Sleep Mode Application without Suspend Function ........................................................................... 32 Figure 8: Power Supply Limits during Burst Transmission ................................................................................ 34 Figure 9: Star Structure of the Power Supply .................................................................................................... 35 Figure 10: Reference Circuit of Power Supply .................................................................................................. 36 Figure 11: Turn On the Module with a Driving Circuit ....................................................................................... 37 Figure 12: Turn On the Module Using a Button ................................................................................................. 37 Figure 13: Timing of Turning On Module ........................................................................................................... 38 Figure 14: Timing of Turning Off the Module ..................................................................................................... 39 Figure 15: Reference Circuit of RESET_N with a Driving Circuit ...................................................................... 40 Figure 16: Timing of Resetting the Module ....................................................................................................... 40 Figure 17: Reference Circuit of a (U)SIM Interface with an 8-Pin (U)SIM Card Connector .............................. 43 Figure 18: Reference Circuit of a (U)SIM Interface with a 6-Pin (U)SIM Card Connector ................................ 43 Figure 19: Reference Circuit of USB Application .............................................................................................. 45 Figure 20: Reference Circuit with an IC............................................................................................................. 48 Figure 21: Reference Circuit with MOSFETs .................................................................................................... 49 Figure 22: Reference Circuit of PCM and SPI Application with SLIC ............................................................... 50 Figure 23: Primary Mode Timing ....................................................................................................................... 51 Figure 24: Auxiliary Mode Timing ...................................................................................................................... 51 Figure 25: Reference Circuit of PCM and I2C Application with Audio Codec ................................................... 52 Figure 26: Reference Circuit of the Network Indicator ...................................................................................... 55 Figure 27: Reference Circuits of STATUS......................................................................................................... 55 Figure 28: PCIe Interface Reference Circuit (RC Mode) ................................................................................... 57 Figure 29: Reference Circuit of SD Card Application ........................................................................................ 59 Figure 30: Reference Circuit of USB_BOOT ..................................................................................................... 61 Figure 31: Reference Circuit of RF Antenna Interfaces .................................................................................... 68 Figure 32: Reference Circuit of GNSS Antenna Interface ................................................................................. 70 Figure 33: Microstrip Design on a 2-layer PCB ................................................................................................. 71 Figure 34: Coplanar Waveguide Design on a 2-layer PCB ............................................................................... 71 Figure 35: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground) ............................ 72 Figure 36: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground) ............................ 72 Figure 37: Dimensions of the U.FL-R-SMT Connector (Unit: mm) ................................................................... 74 Figure 38: Mechanicals of U.FL-LP Connectors ............................................................................................... 74 Figure 39: Space Factor of Mating Plugs (Unit: mm) ........................................................................................ 75 Figure 40: Placement and Fixing of the Heatsink .............................................................................................. 87 Figure 41: Module Top and Side Dimensions (Top View) ................................................................................. 88 EG060K &EG120K _Series_Hardware_Design 9 / 103 LTE-A Module Series Figure 42: Module Bottom Dimensions (Bottom View, Unit: mm) ..................................................................... 89 Figure 43: Recommended Footprint (Top View, Unit: mm) ............................................................................... 90 Figure 44: Top and Bottom Views of EG060K-EA ............................................................................................ 91 Figure 45: Top and Bottom Views of EG060K-NA ............................................................................................ 91 Figure 45: Top and Bottom Views of EG060K-LA ............................................................................................. 92 Figure 45: Top and Bottom Views of EG120K-EA ............................................................................................ 92 Figure 45: Top and Bottom Views of EG120K-NA ............................................................................................ 92 Figure 45: Top and Bottom Views of EG120K-LA ............................................................................................. 93 Figure 46: Reflow Soldering Thermal Profile ..................................................................................................... 95 Figure 47: Carrier Tape Dimension Drawing ..................................................................................................... 97 Figure 48: Plastic Reel Dimension Drawing ...................................................................................................... 98 Figure 49: Packaging Process ........................................................................................................................... 99 EG060K &EG120K _Series_Hardware_Design 10 /

103 LTE-A Module Series 1 Introduction This document defines EG060K and EG120K series modules and describes their air and hardware interfaces which are connected to your applications. With this document, you can quickly understand module interface, electrical and mechanical specifications, as well as other related information of the module. The document, coupled with application notes and user guides, makes it easy to design and set up mobile applications with the module. FCC Certification Requirements. According to the definition of mobile and fixed device is described in Part 2.1091(b), this device is a mobile device. And the following conditions must be met:

1. This Modular Approval is limited to OEM installation for mobile and fixed applications only. The antenna installation and operating configurations of this transmitter, including any applicable source-

based timeaveraging duty factor, antenna gain, and cable loss must satisfy MPE categorical Exclusion Requirements of 2.1091. 2. The EUT is a mobile device; maintain at least a 20 cm separation between the EUT and the users body and must not transmit simultaneously with any other antenna or transmitter. 3. A label with the following statements must be attached to the host end product: This device contains EG120K-NA FCC ID: XMR2022EG120KNA EG060K-NA FCC ID: XMR2022EG060KNA 4. This module must not transmit simultaneously with any other antenna or transmitter 5. The host end product must include a user manual that clearly defines operating requirements and conditions that must be observed to ensure compliance with current FCC RF exposure guidelines. For portable devices, in addition to the conditions 3 through 6 described above, a separate approval is required to satisfy the SAR requirements of FCC Part 2.1093 If the device is used for other equipment that separate approval is required for all other operating configurations, including portable configurations with respect to 2.1093 and different antenna configurations. For this device, OEM integrators must be provided with labeling instructions of finished products. Please refer to KDB784748 D01 v07, section 8. Page 6/7 last two paragraphs:

A certified modular has the option to use a permanently affixed label, or an electronic label. For a permanently affixed label, the module must be labeled with an FCC ID - Section 2.926 (see 2.2 Certification (labeling requirements) above). The OEM manual must provide clear instructions explaining to the OEM the labeling requirements, options and OEM user manual instructions that are required (see next paragraph). For a host using a certified modular with a standard fixed label, if (1) the modules FCC ID is not visible EG060K &EG120K _Series_Hardware_Design 11 /

103 LTE-A Module Series when installed in the host, or (2) if the host is marketed so that end users do not have straightforward commonly used methods for access to remove the module so that the FCC ID of the module is visible;

then an additional permanent label referring to the enclosed module:

EG120K-NA: Contains Transmitter Module FCC ID: XMR2022EG120KNA or Contains FCC ID:

XMR2022EG120KNA EG060K-NA: Contains Transmitter Module FCC ID: XMR2022EG060KNA or Contains FCC ID:

XMR2022EG060KNA The host OEM user manual must also contain clear instructions on how end users can find and/or access the module and the FCC ID. The final host / module combination may also need to be evaluated against the FCC Part 15B criteria for unintentional radiators in order to be properly authorized for operation as a Part 15 digital device. The users manual or instruction manual for an intentional or unintentional radiator shall caution the user that changes, or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment. In cases where the manual is provided only in a form other than paper, such as on a computer disk or over the Internet, the information required by this section may be included in the manual in that alternative form, provided the user can reasonably be expected to have the capability to access information in that form. This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation. Changes or modifications not expressly approved by the manufacturer could void the users authority to operate the equipment. To ensure compliance with all non-transmitter functions the host manufacturer is responsible for ensuring compliance with the module(s) installed and fully operational. For example, if a host was previously authorized as an unintentional radiator under the Suppliers Declaration of Conformity procedure without a transmitter certified module and a module is added, the host manufacturer is responsible for ensuring that the after the module is installed and operational the host continues to be compliant with the Part 15B unintentional radiator requirements. Manual Information to the End User The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the users manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual. IC Statement IRSS-GEN

"This device complies with Industry Canadas licence-exempt RSSs. Operation is subject to the following two conditions: (1) This device may not cause interference; and (2) This device must accept any interference, including interference that may cause undesired operation of the device." or "Le prsent appareil est conforme aux CNR dIndustrie Canada applicables aux appareils radio exempts de licence. Lexploitation est autorise aux deux conditions suivantes:

1) lappareil ne doit pas produire de brouillage; 2) lutilisateur de lappareil doit accepter tout brouillage radiolectrique subi, mme si le brouillage est susceptible den compromettre le fonctionnement."

Dclaration sur l'exposition aux rayonnements RF L'autre utilis pour l'metteur doit tre install pour fournir une distance de sparation d'au moins 20 cm EG060K &EG120K _Series_Hardware_Design 12 /

103 LTE-A Module Series de toutes les personnes et ne doit pas tre colocalis ou fonctionner conjointement avec une autre antenne ou un autre metteur. The host product shall be properly labeled to identify the modules within the host product. The Innovation, Science and Economic Development Canada certification label of a module shall be clearly visible at all times when installed in the host product; otherwise, the host product must be labeled to display the Innovation, Science and Economic Development Canada certification number for the module, preceded by the word Contains or similar wording expressing the same meaning, as follows:

EG120K-NA: Contains IC: 10224A-022EG120KNA or where: 10224A-022EG120KNA is the modules certification number EG060K-NA: Contains IC: 10224A-022EG060KNA or where: 10224A-022EG060KNA is the modules certification number Le produit hte doit tre correctement tiquet pour identifier les modules dans le produit hte. L'tiquette de certification d'Innovation, Sciences et Dveloppement conomique Canada d'un module doit tre clairement visible en tout temps lorsqu'il est installdans le produit hte; sinon, le produit hte doit porter une tiquette indiquant le numro de certification d'Innovation, Sciences et Dveloppement conomique Canada pour le module, prcd du mot Contient ou d'un libell semblable exprimant la mme signification, comme suit:

EG120K-NA: "Contient IC: 10224A-022EG120KNA " ou "o: 10224A-022EG120KNA est le numro de certification du module". EG060K-NA: "Contient IC: 10224A-022EG060KNA " ou "o: 10224A-022EG060KNA est le numro de certification du module". 1.1. Special Marks Table 1: Special Marks Mark Definition

Unless otherwise specified, when an asterisk (*) is used after a function, feature, interface, pin name, AT command, or argument, it indicates that the function, feature, interface, pin, AT command, or argument is under development and currently not supported; and the asterisk

(*) after a model indicates that the sample of the model is currently unavailable. Brackets ([]) used after a pin enclosing a range of numbers indicate all pins of the same type. For example, SDIO_DATA[0:3] refers four SDIO pins: SDIO_DATA0, SDIO_DATA1, SDIO_DATA2, and SDIO_DATA3. to all EG060K &EG120K _Series_Hardware_Design 13 /

103 LTE-A Module Series 2 Product Overview The module is a LTE-FDD/LTE-TDD/WCDMA wireless communication module with receive diversity. It provides data connectivity on LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA networks. The module supports embedded operating systems such as Windows, Linux and Android. It also provides GNSS 1 and voice functionality 2 to meet specific application demands. 2.1. Frequency Bands and Functions The following table shows the frequency bands and GNSS systems supported by the module. For details about CA combinations, see documents [1] and [2]

Table 2: Frequency Bands and GNSS Types of EG060K& EG120KSeries Mode EG060K-EA EG120K-EA EG060K-NA EG120K-NA LTE-FDD

(with Rx-

diversity) LTE-TDD

(with Rx-

diversity) WCDMA

(with Rx-

diversity) GNSS B1/B3/B5/B7/B8/B 20/B28/B32 3 B1 4/B3 4/B5/B7 4/B8/B20/B28/B32 3 B24/B44/B5/B74

/B12/B13/B14/B254

/B26/B29/B304/B664/B71 B24/B44/B5/B74

/B12/B13/B14/B254

/B26/B29/B3S04/B664/B7 1 B38/B40/B41 B38 4/B40 4/B41 4 B414/B484 B414/B484 B1/B3/B5/B8 B1/B3/B5/B8

GPS, GLONASS, BDS, Galileo GPS, GLONASS, BDS, Galileo GPS, GLONASS, BDS, Galileo GPS, GLONASS, BDS, Galileo 1 GNSS function is optional. 2 EG060K-EA and EG120K-EA modules contain Data + Voice version and Data-only version. Data + Voice version supports voice and data functions, while Data-only version only supports data function. 3 LTE-FDD B32, B29 supports Rx only and is only for secondary component carrier. 4 Supports 4 4 MIMO antennas. EG060K &EG120K _Series_Hardware_Design 14 /

103 LTE-A Module Series Mode EG060K-LA EG120K-LA LTE-FDD

(with Rx-diversity) LTE-TDD

(with Rx-diversity) WCDMA

(with Rx-diversity) B24/B44/B5/B74/B8/B254/B28/B664 B24/B44/B5/B74/B8/B254/B28/B664 B424/B43 B424/B43 B2/B4/B5/B8 B2/B4/B5/B8 GNSS GPS, GLONASS, BDS, Galileo GPS, GLONASS, BDS, Galileo With a compact profile of 37.0 mm 39.5 mm 2.8 mm, the module meets most of requirements for M2M applications such as security, 4G router, CPE, wireless POS terminal, mobile computing device, PDA phone, and tablet PC. The module is an SMD type module and can be embedded in applications through its 299 LGA pins. 2.2. Key Features Table 3: Key Features Feature Details Power Supply Transmitting Power Supply voltage range: 3.34.4 V Typical supply voltage: 3.8 V Class 3 (23 dBm 2 dB) for LTE bands Class 3 (23 dBm 2 dB) for WCDMA bands LTE Features EG060K-EA Supports 3GPP Rel-12 Cat 6 FDD and TDD Supports uplink QPSK and 16QAM modulation Supports downlink QPSK, 16QAM and 64QAM modulation Supports 1.4 MHz to 40 MHz (2CA) RF bandwidth FDD: Max. 300 Mbps (DL)/50 Mbps (UL) EG060K &EG120K _Series_Hardware_Design 15 /

103 LTE-A Module Series TDD: Max. 226 Mbps (DL)/28 Mbps (UL) EG120K-EA Supports 3GPP Rel-12 Cat 12 FDD and TDD Supports uplink QPSK,16QAM and 64QAM modulation Supports downlink QPSK, 16QAM, 64QAM and 256QAM modulation Supports 1.4 MHz to 60 MHz (3CA) RF bandwidth Supports 4 4 MIMO in DL direction FDD: Max. 600 Mbps (DL)/150 Mbps (UL) TDD: Max. 430 Mbps (DL)/90 Mbps (UL) EG060K-NA Supports 3GPP Rel-12 Cat 6 FDD and TDD Supports uplink QPSK and 16QAM modulation Supports downlink QPSK, 16QAM and 64QAM modulation Supports 1.4 MHz to 40 MHz (2CA) RF bandwidth Supports 4 4 MIMO in DL direction FDD: Max. 300 Mbps (DL)/50 Mbps (UL) TDD: Max. 226 Mbps (DL)/28 Mbps (UL) EG120K-NA Supports 3GPP Rel-12 Cat 12 FDD and TDD Supports uplink QPSK,16QAM and 64QAM modulation Supports downlink QPSK, 16QAM, 64QAM and 256QAM modulation Supports 1.4 MHz to 60 MHz (3CA) RF bandwidth Supports 4 4 MIMO in DL direction FDD: Max. 600 Mbps (DL)/150 Mbps (UL) TDD: Max. 430 Mbps (DL)/90 Mbps (UL) EG060K-LA Supports 3GPP Rel-12 Cat 6 FDD and TDD Supports uplink QPSK and 16QAM modulation Supports downlink QPSK, 16QAM and 64QAM modulation Supports 1.4 MHz to 40 MHz (2CA) RF bandwidth Supports 4 4 MIMO in DL direction FDD: Max. 300 Mbps (DL)/50 Mbps (UL) TDD: Max. 226 Mbps (DL)/28 Mbps (UL) EG120K-LA Supports 3GPP Rel-12 Cat 12 FDD and TDD Supports uplink QPSK,16QAM and 64QAM modulation Supports downlink QPSK, 16QAM, 64QAM and 256QAM modulation Supports 1.4 MHz to 60 MHz (3CA) RF bandwidth Supports 4 4 MIMO in DL direction FDD: Max. 600 Mbps (DL)/150 Mbps (UL) TDD: Max. 430 Mbps (DL)/90 Mbps (UL) Supports 3GPP Rel-9 DC-HSDPA, HSPA+, HSDPA, HSUPA and UMTS Features WCDMA Supports QPSK, 16QAM and 64QAM modulation EG060K &EG120K _Series_Hardware_Design 16 /

103 LTE-A Module Series Max. transmission data rates:

DC-HSDPA: 42 Mbps DC-HSUPA: 5.76 Mbps WCDMA: 384 kbps (DL)/384 kbps (UL) Internet Protocol Features Supports QMI/MBIM/NITZ/HTTP/HTTPS/FTP/LwM2M*/PING* protocols SMS Text and PDU mode Point-to-point MO and MT SMS cell broadcast SMS storage: ME by default

(U)SIM Interfaces Supports (U)SIM card: 1.8/3.0 V Supports Dual (U)SIM Single Standby Audio Features PCM Interface USB Interface UART Interfaces SPI Interface PCIe Interface Provides one digital audio interface: PCM interface LTE: AMR/AMR-WB Supports echo cancellation and noise suppression Used for audio function with an external codec or SLIC Supports 16-bit linear data format Supports long and short frame synchronization Supports master and slave modes, but the module must work as master in long frame synchronization Complies with USB 3.0 and 2.0 specifications, with max. transmission rates up to 5 Gbps on USB 3.0 and 480 Mbps on USB 2.0 Used for AT command communication, data transmission, firmware upgrade, software debugging, GNSS NMEA sentence output, and voice over USB*

Supports USB serial drivers for:

Windows 7/8/8.1/10/11, Linux 2.65.15, Android 4.x12.x Main UART interface:

Used for AT command communication and data transmission Baud rate reaches up to 921600 bps, 115200 bps by default Supports RTS and CTS hardware flow control Debug UART interface:

Used for Linux console and log output 115200 bps baud rate Bluetooth UART interface*:

Multiplexed from SPI interface Used for Bluetooth communication 115200 bps baud rate Works in master mode only Max. clock frequency rate: 50 MHz Complies with PCI Express Base Specification Revision 2.0 PCIe 1, supporting 5 Gbps per lane Used for data transmission RC mode only EG060K &EG120K _Series_Hardware_Design 17 /

103 LTE-A Module Series eSIM Optional Rx-diversity Supports LTE/WCDMA Rx-diversity GNSS Features AT Commands Network Indication Antenna Interfaces Supports GPS, GLONASS, BDS, and Galileo Protocol: NMEA 0183 Data update rate: 1 Hz Complies with 3GPP TS 27.007 and 3GPP TS 27.005 Quectel enhanced AT commands Two pins (NET_MODE and NET_STATUS) indicate network connectivity status ANT[0:3]

ANT_GNSS 50 impedance Physical Characteristics Dimensions: (37.0 0.2) mm (39.5 0.2) mm (2.8 0.2) mm Package: LGA Weight: approx. 9.1 g Temperature Range Operating temperature range: -30 to +75 C 5 Extended temperature range: -40 to +85 C 6 Storage temperature range: -40 to +90 C Firmware Upgrade USB 2.0 DFOTA RoHS All hardware components are fully compliant with EU RoHS directive 5 To meet this operating temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this operation temperature range, the module can meet 3GPP specifications. 6 To meet this extended temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this extended temperature range, the module remains the ability to establish and maintain functions like SMS, without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as Pout, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again. EG060K &EG120K _Series_Hardware_Design 18 /

103 LTE-A Module Series 2.3. Functional Diagram The following figure shows a block diagram of the module and illustrates the major functional parts. Power management Baseband LPDDR2 SDRAM + NAND flash Radio frequency Peripheral interfaces Figure 1: Functional Diagram EG060K &EG120K _Series_Hardware_Design 19 /

103 PMICTransceiverNANDLPDDR2SDRAMTx/Rx BlocksANT1VBAT_BBVBAT_RFAPTPWRKEYVDD_EXTADCsQLINKControlTxPRxDRxBasebandANT0USIMx2UART38.4MHzXOControlSTATUSRESET_NSPI/BT_UARTI2CPCMPCIeUSB 2.0/3.0VDD_RFI2S_MCLKeSIM(optional)SDIOANT_GNSSANT2ANT3MIMO1MIMO2 LTE-A Module Series 2.4. Pin Assignment EG060K &EG120K _Series_Hardware_Design 20 /

103 299176298174172170NET_STATUS168VDD_EXT166SPI_CS164SPI_CLK162VDD_RF160WAKE_ON_WIRELESS158156VBAT_BB154152I2S_MCLK150WAKEUP_IN148146COEX_RXD144SLEEP_IND142140USB_BOOT138136DBG_RXD134132130175ADC1173ADC0171STATUS169WLAN_SLP_CLK167165SPI_MISO163SPI_MOSI161159157155VBAT_BB153151W_DISABLE#149WLAN_EN147NET_MODE145COEX_TXD143OTG_PWR_EN141139137DBG_TXD135VDD_P2133131129127ANT1125123121119ANT_GNSS117115111109107ANT0105103101ANT2999795128113ANT3126124122120118116114112110108106104102100989621421321221121020920820720620520420320220120019919893918994929019719643I2C_SCL4547SDIO_DATA249SDIO_DATA051SDIO_CMD53SDIO_CLK5557MAIN_RTS59MAIN_DCD61MAIN_RI6365PCM_SYNC67PCM_CLK6971RFFE_CLK73RFFE_DATA7577USIM2_DATA79USIM2_RST818385VBAT_RF87VBAT_RF42I2C_SDA4446SDIO_VDD48SDIO_DATA350SDIO_DATA152SDIO_DET5456MAIN_CTS58MAIN_RXD60MAIN_TXD62MAIN_DTR6466PCM_DIN68PCM_DOUT707274USIM2_VDD7678USIM2_DET80USIM2_CLK828486VBAT_RF88VBAT_RF41USB_SS_RX_M3937USB_SS_TX_M3533USB_DM3129USIM1_DATA27USIM1_CLK232119171513119740USB_SS_RX_P25USIM1_DET38USB_SS_TX_P36USB_ID34USB_DP32USB_VBUS3028USIM1_RST26USIM1_VDD24222018161412108195194193192191190PCIE_WAKE_N189PCIE_RC_RST_N188PCIE_CLKREQ_N187186PCIE_RX_P185PCIE_RX_M184183PCIE_TX_P182PCIE_TX_M181180PCIE_REFCLK_M179PCIE_REFCLK_P5WLAN_PWR_EN3BT_EN1RESET_N642PWRKEY178177Power PinsGND PinsOther PinsRESVRVED Pins297296216217218215219220221222223224233242251260269278287225234243252261270279288226235244253262271280289227236272281290228237273282291229238274283292230239248257266275284293231240249258267276285294232241250259268277286295PCIe PinsPCM Pins(U)SIM PinsUSB PinsI2C PinsSD PinsADC PinsUART PinsSPI PinsANT PinsCLK Pins245246247254255256263264265 LTE-A Module Series Figure 2: Pin Assignment (Top View) NOTE 1. Keep all RESERVED pins and unused pins unconnected. 2. GND pins should be connected to ground in the design. 2.5. Pin Description Table 4: I/O Parameters Definition Type AI AO AIO DI DO DIO OD PI PO Description Analog Input Analog Output Analog Input/Output Digital Input Digital Output Digital Input/Output Open Drain Power Input Power Output Table 5: Pin Description Power Supply Pin Name Pin No. I/O Description DC Characteristics Comment VBAT_BB 155, 156 Power supply for the PI modules baseband part. Vmax = 4.4 V Vmin = 3.3 V VBAT_RF 8588 PI Power supply for the Vnom = 3.8 V modules RF part. Sufficient current up to 1 A is requisite. A transmitting burst requires a sufficient current up to 1.5 A. EG060K &EG120K _Series_Hardware_Design 21 /

103 LTE-A Module Series VDD_EXT 168 PO Provide 1.8 V for Vnom = 1.8 V external circuit. IOmax = 50 mA

VDD_RF 162 PO Provide 2.85 V for Vnom = 2.7 V external RF circuit. IOmax = 120 mA If unused, keep it open. 10, 13, 16, 17, 24, 30, 31, 35, 39, 44, 45, 54, 55, 63, 64, 69, 70, 75, 76, 8184, 89, 90, 9294, 96 GND 100, 102106, 108112, 114118, 120126, 128133, 141, 142, 148, 153, 154, 157, 158, 167, 174, 177, 178, 181, 184, 187, 191, 196, 202208, 214299 Turn On/Off Pin Name Pin No. I/O Description DC Characteristics Comment RESET_N PWRKEY 1 2 Status Indication DI Reset the module DI Turn on/off the module VIHmin = 1.17 V VILmax = 0.54 V Pulled up to 1.8 V internally. Active low. Pin Name Pin No. I/O Description DC Characteristics Comment NET_MODE 147 DO network registration Indicate the modules NET_STATUS 170 DO mode Indicate the modules network activity status VDD_EXT If unused, keep them open. STATUS 171 DO Indicate the modules operation status SLEEP_IND 144 DO Sleep indication

(U)SIM Interfaces Pin Name Pin No. I/O Description DC Characteristics Comment USIM1_DET 25 DI

(U)SIM1 card insertion detect VDD_EXT If unused, keep it open. USIM1_VDD 26 PO

(U)SIM1 card power supply High-voltage:

Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V Low-Voltage:

Vmax = 1.95 V Vnom = 1.8 V Vmin = 1.65 V USIM1_CLK 27 DO

(U)SIM1 card clock USIM1_VDD

EG060K &EG120K _Series_Hardware_Design 22 /

103 LTE-A Module Series USIM1_RST 28 DO

(U)SIM1 card reset USIM1_DATA 29 DIO

(U)SIM1 card data

USIM2_VDD 74 PO

(U)SIM2 card power supply High-voltage:

Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V Low-Voltage:

Vmax = 1.95 V Vnom = 1.8 V Vmin = 1.65 V USIM2_DATA 77 DIO

(U)SIM2 card data USIM2_VDD If (U)SIM2 interface is unused, keep it open. If (U)SIM2 interface is unused, keep it open. If (U)SIM2 interface is unused, keep it open. USIM2_DET USIM2_RST USIM2_CLK USB Interface 78 79 80 DI

(U)SIM2 card insertion detect VDD_EXT DO

(U)SIM2 card reset DO

(U)SIM2 card clock USIM2_VDD If (U)SIM2 interface is unused, keep them open. Pin Name Pin No. I/O Description DC Characteristics Comment USB_VBUS 32 DI USB_DM 33 AIO USB_DP 34 AIO USB_SS_TX_M 37 AO USB_SS_TX_P 38 AO USB_SS_RX_P 40 USB_SS_RX_M 41 AI AI

USB connection detect USB 2.0 differential data (-) USB 2.0 differential data (+) USB 3.0 super-speed transmit (-) USB 3.0 super-speed transmit (+) USB 3.0 super-speed receive (+) USB 3.0 super-speed receive (-) Detection threshold:

Vmin = 3.3 V Vnom = 5 V Vmax = 5.25 V Comply with USB 2.0 specifications. Require differential impedance of 90 . Comply with USB 3.0 specifications. Require differential impedance of 90 . USB_ID*

36 DI USB ID detect OTG_PWR_EN*

143 DO OTG power control VDD_EXT If unused, keep them open. EG060K &EG120K _Series_Hardware_Design 23 /

103 LTE-A Module Series SDIO Interface*

Pin Name Pin No. I/O Description DC Characteristics Comment VDD_P2 135 PI Power input for SDIO interface SDIO_VDD 46 PO SDIO pull up power SD card application:

source SDIO_DATA0 49 DIO SDIO data bit 0 SDIO_DATA1 50 DIO SDIO data bit 1 SDIO_DATA2 47 DIO SDIO data bit 2 SDIO_DATA3 48 DIO SDIO data bit 3 If a SD card is used, connect VDD_P2 to SDIO_VDD. If unused, connect VDD_P2 to VDD_EXT. Cannot work as SD card power supply. SD card must be powered by an external power supply. High-voltage:

Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V Low-Voltage:

Vmax = 1.95 V Vnom = 1.8 V Vmin = 1.65 V SDIO_VDD If unused, keep them open. SDIO_CMD SDIO_CLK SDIO_DET 51 53 52 Main UART Interface DIO SDIO command DO SDIO clock DI SD card detect VDD_EXT If unused, keep it open. Pin Name Pin No. I/O Description DC Characteristics Comment MAIN_CTS 56 DO Main UART clear to send MAIN_RTS MAIN_RXD MAIN_DCD MAIN_TXD 57 58 59 60 DI Main UART request to send DI Main UART receive VDD_EXT If unused, keep them open. DO Main UART data carrier detect DO Main UART transmit EG060K &EG120K _Series_Hardware_Design 24 /

103 LTE-A Module Series MAIN_RI 61 DO MAIN_DTR 62 DI Debug UART Interface Main UART ring indication Main UART data terminal ready Pulled up by default. Pulling low will awaken the module. If unused, keep it open. Sleep mode control. Pin Name Pin No. I/O Description DC Characteristics Comment DBG_RXD 136 DI Debug UART receive DBG_TXD 137 DO Debug UART transmit VDD_EXT If unused, keep them open. SPI Interface Pin Name Pin No. I/O Description DC Characteristics Comment SPI_MOSI 163 DO SPI master output slave input SPI_CLK 164 DO SPI clock SPI_MISO 165 DI SPI master input slave output VDD_EXT SPI_CS 166 DO SPI chip select PCM and I2C Interfaces If unused, keep it open. It can be multiplexed into BT_TXD*. If unused, keep it open. It can be multiplexed into BT_CTS*. If unused, keep it open. It can be multiplexed into BT_RXD*. If unused, keep it open. It can be multiplexed into BT_RTS*. Pin Name Pin No. I/O Description DC Characteristics Comment I2C_SDA 42 OD I2C_SCL 43 OD I2C serial data (for an external codec) I2C serial clock (for an external codec) PCM_SYNC 65 DIO PCM data frame sync VDD_EXT An external pull-up resistor is requisite. If unused, keep them open. Output signal in master mode. Input signal in slave mode. If unused, keep it open. PCM_DIN 66 DI PCM data input If unused, keep it open. EG060K &EG120K _Series_Hardware_Design 25 /

103 LTE-A Module Series PCM_CLK 67 DIO PCM clock Output signal in master mode. Input signal in slave mode. If unused, keep it open. PCM_DOUT 68 DO PCM data output If unused, keep it open. I2S_MCLK 152 DO Clock output for codec Antenna Interfaces Provide a digital clock output for an external codec. If unused, keep it open. Pin Name Pin No. I/O Description DC Characteristics Comment ANT0 107 AIO ANT1 127 AI Main antenna interface Rx-diversity antenna interface ANT2 ANT3 101 113 AI AI 4 4 MIMO antenna interface

ANT_GNSS 119 AI GNSS antenna interface WLAN Control Interface*

50 impedance 50 impedance If unused, keep them open. Pin Name Pin No. I/O Description DC Characteristics Comment WLAN_PWR_EN 5 DO COEX_TXD 145 DO COEX_RXD 146 DI WLAN_EN 149 DO WLAN power supply enable control LTE/WLAN coexistence transmit LTE/WLAN coexistence receive WLAN function enable control Awaken the host (the VDD_EXT WAKE_ON_ WIRELESS 160 DI module) via an external Wi-Fi module If unused, keep them open. Active high. If unused, keep it open. Active low. If unused, keep it open. WLAN_SLP_CLK 169 DO WLAN sleep clock If unused, keep it open. ADC Interfaces Pin Name Pin No. I/O Description DC Characteristics Comment ADC0 173 AI General-purpose 01.875 V If unused, keep them open. EG060K &EG120K _Series_Hardware_Design 26 /

103 LTE-A Module Series ADC1 175 AI ADC interface PCIe Interface Pin Name Pin No. I/O Description DC Characteristics Comment PCIE_ REFCLK_P PCIE_ REFCLK_M 179 AO 180 AO PCIe reference clock

(+) PCIe reference clock

(-) PCIE_TX_M 182 AO PCIe transmission (-)

PCIE_TX_P 183 AO PCIe transmission (+) PCIE_RX_M 185 PCIE_RX_P 186 AI AI PCIe receiving (-) PCIe receiving (+) PCIE_ CLKREQ_N PCIE_RC_ RST_N 188 DI PCIe clock request 189 DO PCIe RC reset VDD_EXT PCIE_WAKE_N 190 DI PCIe awake Antenna Tuner Control Interfaces* (RFFE Interface) Require differential impedance of 95 . If unused, keep them open.Require differential impedance of 95 . Input signal in master mode. If unused, keep it open. Output signal in master mode. If unused, keep it open. Input signal, in master mode only. If unused, keep it open. Pin Name 71 73 Pin Name RFFE_CLK RFFE_DATA Other Pins I/O Description DC Characteristics Comment DO RFFE serial interface for external tuner VDD_EXT If unused, keep them open. DIO control Pin Name Pin No. I/O Description DC Characteristics Comment USB_BOOT 140 DI emergency download Force the module into BT_EN*

3 DO mode Bluetooth function enable control WAKEUP_IN 150 DI Sleep mode control Active high If unused, keep it open. VDD_EXT If unused, keep it open. Pulled up by default. Low level awakens the module. EG060K &EG120K _Series_Hardware_Design 27 /

103 LTE-A Module Series W_DISABLE#

151 DI Airplane mode control RESERVED Pins If unused, keep it open. Pulled up by default. In low level, the module will enter airplane mode. If unused, keep it open. Pin Name Pin No. Comment RESERVED 4, 69, 11, 12, 14, 15, 1823, 72, 91, 95, 134, 138, 139, 159, 161, Keep these pins 172, 176, 192195, 197201, 209213 unconnected. 2.6. EVB To help you develop applications conveniently with the module, Quectel supplies an evaluation board

(EVB) with accessories to control and test the module. For more details, see document [1]. EG060K &EG120K _Series_Hardware_Design 28 /

103 LTE-A Module Series 3 Operating Characteristics 3.1. Operating Modes Table 6: Overview of Operating Modes Mode Details Normal Operation Mode Idle Software is active. The module has registered on the network, and it is ready to send and receive data. Voice/Data Network is connected. In this mode, the power consumption is decided by network setting and data transfer rate. Minimum Functionality Mode AT+CFUN=0 command sets the module to minimum functionality mode without removing the power supply. In this case, both RF function and (U)SIM card are invalid. Airplane Mode AT+CFUN=4 command or driving W_DISABLE# low will set the module to airplane mode. In this case, the RF function is invalid. When AT+QSCLK=1 command is executed and the hosts USB bus enters suspend state, the module will enter sleep mode. The module keeps receiving paging messages, SMS, voice calls and TCP/UDP data from the network with its current consumption reducing to the minimal level. In this mode, the power management unit shuts down the power supply. Software is inactive, all application interfaces are inaccessible, and the operating voltage (connected to VBAT_RF and VBAT_BB) remains applied. Sleep Mode Power Down Mode NOTE See document [4] for details about AT+CFUN=0, AT+CFUN=4 and AT+QSCLK=1. 3.1.1. Sleep Mode DRX can reduce the current power consumption of the module to the minimum value during sleep mode, and DRX cycle index values are broadcasted by the wireless network. The figure below shows the relationship between the DRX run time and the current power consumption in sleep mode. The longer EG060K &EG120K _Series_Hardware_Design 29 /

103 LTE-A Module Series the DRX cycle is, the lower the power consumption will be. Figure 3: DRX Run Time and Power Consumption in Sleep Mode The following part of this section presents the power saving procedure and sleep mode of the module. 3.1.1.1. UART Application If the host communicates with the module via UART interfaces, meeting the following requirements will bring the module into sleep mode. Keep MAIN_DTR high (pulled up by default). Execute AT+QSCLK=1 command. See document [4] for details about AT+QSCLK=1. The following figure shows the connection between the module and the host. Figure 4: Sleep Mode Application via UART Interfaces Driving MAIN_DTR low will wake up the module. When the module has a URC to report, MAIN_RI signal will wake up the host. See Chapter 4.8 for details about MAIN_RI behavior. EG060K &EG120K _Series_Hardware_Design 30 /

103 Power ConsumptionRun TimeDRX OFF ON OFF ON OFF ON OFF ON OFF MAIN_RXDMAIN_TXDMAIN_RIMAIN_DTRTXDRXDEINTGPIOModuleHostGNDGND LTE-A Module Series 3.1.1.2. USB Application USB application can be applied with USB remote wake-up function or USB suspend/resume and RI functions. If the host supports USB suspend/resume and remote wake-up function, meeting the following three requirements will bring the module into sleep mode.

- Keep MAIN_DTR high (pulled up by default).

- Execute AT+QSCLK=1 command. See document [4] for details about AT+QSCLK=1.

- The hosts USB bus, connected to the modules USB interface, has entered suspend state. The following figure shows the above-mentioned connection between the module and the host. Figure 5: Sleep Mode Application with USB Remote Wake-up Sending data to the module through USB will wake up the module. When the module has a URC to report, the module will send remote wake-up signals via USB bus to awaken the host. If the host supports USB suspend/resume but does not support remote wake-up function, meeting the following three requirements will bring the module into sleep mode.

- Keep MAIN_DTR high (pulled up by default).

- Execute AT+QSCLK=1 command. See document [4] for details about AT+QSCLK=1.

- The hosts USB bus, connected with the modules USB interface, has entered suspend state. The following figure shows the connection between the module and the host. EG060K &EG120K _Series_Hardware_Design 31 /

103 USB_VBUSUSB InterfaceVDDUSB InterfaceModuleHostGNDGND LTE-A Module Series Figure 6: Sleep Mode Application with MAIN_RI Sending data to the module through USB will awaken the module. When the module has a URC to report, MAIN_RI will wake up the host. If the host does not support USB suspend function, USB_VBUS should be disconnected with an external control circuit to bring the module into sleep mode.

- Keep MAIN_DTR high (pulled up by default).

- Execute AT+QSCLK=1 command. See document [4] for details about AT+QSCLK=1.

- Disconnect USB_VBUS. The following figure shows the above-mentioned connection between the module and the host. Figure 7: Sleep Mode Application without Suspend Function To awaken the module, power USB_VBUS by turning on the power switch. EG060K &EG120K _Series_Hardware_Design 32 /

103 USB_VBUSUSB InterfaceVDDUSB InterfaceModuleHostGNDGNDMAIN_RIEINTUSB_VBUSUSB InterfaceVDDUSB InterfaceModuleHostMAIN_RIEINTPower SwitchGPIOGNDGND LTE-A Module Series NOTE Please heed the level-shifting of the connection shown in dotted line between the module and the host. 3.1.2. Airplane Mode The module provides W_DISABLE# to disable or enable airplane mode via hardware operation. W_DISABLE# is pulled up by default. Driving it low will bring the module into airplane mode. Table 7: Pin Description of W_DISABLE#

Pin Name Pin No. I/O Description Comment W_DISABLE#

151 DI Airplane mode control Pulled up by default. In low level, the module will enter airplane mode. If unused, keep it open. In airplane mode, the RF function is disabled by default, but it can also be enabled or disabled through AT commands. The following table shows the RF function status of the module. Table 8: RF Function Status W_DISABLE#

Logic Level AT Command RF Function Status Operating Modes AT+CFUN=1 Enabled Full functionality High Level AT+CFUN=0 Disabled Minimum functionality AT+CFUN=4 Disabled Airplane mode AT+CFUN=0 AT+CFUN=1 AT+CFUN=4 Disabled Airplane mode Low Level NOTE 1. W_DISABLE# for airplane mode control function is disabled by default. It can be enabled through executing AT+QCFG="airplanecontrol"*. 2. The execution of AT+CFUN command will not affect GNSS function. 3. See document [4] for details about related AT commands mentioned in the above table. EG060K &EG120K _Series_Hardware_Design 33 /

103 LTE-A Module Series 3.2. Power Supply 3.2.1. Power Supply Pins The module provides six VBAT pins dedicated to the connection to an external power supply. There are two separate voltage domains for VBAT. Four VBAT_RF pins for modules RF part. Two VBAT_BB pins for modules baseband part. The following table shows details of VBAT pins and ground pins. Table 9: VBAT and GND Pins Pin Name Pin No. I/O Description Min. Typ. Max. Unit VBAT_RF 8588 PI Power supply for the modules RF part 3.3 3.8 4.4 V VBAT_BB 155, 156 PI Power supply for the modules baseband part 3.3 3.8 4.4 V GND 10, 13, 16, 17, 24, 30, 31, 35, 39, 44, 45, 54, 55, 63, 64, 69, 70, 75, 76, 8184, 89, 90, 9294, 96100, 102106, 108112, 114118, 120126, 128-133, 141, 142, 148, 153, 154, 157, 158, 167, 174, 177, 178, 181, 184, 187, 191, 196, 202208, 214299 The power supply of the module ranges from 3.3 V to 4.4 V. Make sure the input voltage never drops below 3.3 V, otherwise the module will be powered off automatically. The following figure shows the voltage drop during Tx power in 3G/4G networks. Figure 8: Power Supply Limits during Burst Transmission EG060K &EG120K _Series_Hardware_Design 34 /

103 VCCBurst Transmission RippleDropBurst Transmission LTE-A Module Series To decrease voltage drop, at least one bypass capacitor of about 100 F with low ESR and one multi-

layer ceramic chip (MLCC) capacitor array for its ultra-low ESR should be used for VBAT_BB/RF. It is recommended to adopt ceramic capacitors for composing the MLCC array, and place these capacitors close to VBAT pins. The main power supply from an external application must be a single voltage source which can supply power along two sub paths with star structure. The trace of VBAT_BB should not be wider than 1 mm, and the trace of VBAT_RF should not be wider than 2 mm. In principle, the longer the VBAT trace is, the wider it should be. In addition, for stable power supply, it is necessary to add a high-power TVS near VBAT_BB and VBAT_RF. The star structure of the power supply is shown below. Figure 9: Star Structure of the Power Supply 3.2.2. Reference Design for Power Supply The power design for the module is vital as the performance of the module largely relies on the power source. The power supply of the module should be able to provide sufficient current up to 2 A at least. If the voltage drop between the input and output is not too high, powering the module with an LDO is recommended. If a big voltage difference exists between the input source and the desired output (VBAT), a buck DC-DC converter is preferred. The following figure shows a reference design for +5 V input power source. In this design, the typical power supply output is about 3.8 V and the maximum load current is 3 A. EG060K &EG120K _Series_Hardware_Design 35 /

103 TVSC1100 F100 nFC26.8 nFC3220 pFC468 pFC5C6100 F100 nFC7220 pFC868 pFC915 pFC109.1 pFC114.7 pFC12VBATVBAT_BBVBAT_RFModuleD1R1R20R0R LTE-A Module Series Figure 10: Reference Circuit of Power Supply NOTE To avoid internal flash damage, do not switch off the power supply when the module works normally. The power supply can only be cut off after the module is shut down by PWRKEY or AT commands. 3.2.3. Power Supply Voltage Monitoring AT+CBC command can monitor the VBAT_BB voltage value. See document [4] for details. 3.3. Turn On The module can be turned on via PWRKEY. Table 10: PWRKEY Pin Description Pin Name Pin No. I/O Description DC Characteristics Comment PWRKEY 2 DI Turn on/off the module VIHmax = 2.1 V VIHmin = 1.3 V VILmax = 0.5 V 1.8 V power domain. Pulled-up internally. Active low. When the module is in power down mode, it can be turned on by driving PWRKEY low for at least 500 ms. It is recommended to control PWRKEY with an open drain/collector driver. After STATUS outputs a high level, PWRKEY can be released. A simple reference circuit is given below. EG060K &EG120K _Series_Hardware_Design 36 /

103 DC_INMIC29302WUINOUTENGNDADJ24135VBAT 100 nF470 F100 nF100K47K470 F470R51K1 %1 %4.7K47KVBAT_EN LTE-A Module Series Figure 11: Turn On the Module with a Driving Circuit The other way to control PWRKEY is using a button directly. Electrostatic strike may generate from fingers as you pressing the key. Therefore, it is necessary to place a TVS near the button for ESD protection. A reference circuit is shown in the following figure. Figure 12: Turn On the Module Using a Button The turn-on scenario is illustrated in the following figure. EG060K &EG120K _Series_Hardware_Design 37 /

103 Turn on pulsePWRKEY4.7K47K 500 msPWRKEYS1Close to S1TVS LTE-A Module Series Figure 13: Timing of Turning On Module NOTE 1. Make sure VBAT has been stable for over 30 ms before pulling down PWRKEY. 2. If the module needs to be powered on automatically and power-off is not needed, PWRKEY can be pulled down directly to GND with a recommended 10 k resistor. 3. Make sure there is no large capacitance on PWRKEY and RESET_N pins. 3.4. Turn Off The module can be turned off normally via two methods: using PWRKEY or executing AT+QPOWD command. See document [4] for details about the AT command. 3.4.1. Turn Off with PWRKEY Drive PWRKEY low for at least 800 ms, the module will execute the power-down procedure after PWRKEY is released. The turn-off scenario is illustrated in the following figure. EG060K &EG120K _Series_Hardware_Design 38 /

103 VIL 0.5 VVIH 1.3 VVBATPWRKEYRESET_NSTATUSInactiveActiveMAIN_UARTNOTEInactiveActiveUSB 500 ms 9 s 15 s 10 s LTE-A Module Series Figure 14: Timing of Turning Off the Module 3.4.2. Turn Off with AT Command It is also a safe manner to turn off the module via AT+QPOWD command. NOTE 1. To avoid damaging internal flash data, do not switch off the power supply when the module works normally. The power supply can only be cut off after the module is shut down by PWRKEY or AT commands. 2. When turning off module with the AT command, keep PWRKEY at high level after the execution of the command. Otherwise the module will be turned on again after a successfully turn-off. 3.5. Reset The module can be reset by driving RESET_N low for 250-600 ms and then releasing it. Table 11: RESET_N Pin Description Pin Name Pin No. I/O Description DC Characteristics Comment RESET_N 1 DI Reset the module VIHmax = 2.1 V VIHmin = 1.3 V VILmax = 0.5 V 1.8 V power domain. Pulled up internally. Active low. The recommended circuit is similar to the PWRKEY control circuit. An open drain/collector driver can EG060K &EG120K _Series_Hardware_Design 39 /

103 VBATPWRKEYRUNNINGPower-down procedureOFFModuleStatusSTATUS 800 ms 5 s LTE-A Module Series control RESET_N. Figure 15: Reference Circuit of RESET_N with a Driving Circuit The reset scenario is illustrated in the following figure. Figure 16: Timing of Resetting the Module NOTE 1. Reset the module with RESET_N only when it fails to be turned off with AT+QPOWD or PWRKEY. See document [4] for details about the AT command. 2. Make sure no large capacitance exists on PWRKEY and RESET_N pins. EG060K &EG120K _Series_Hardware_Design 40 /

103 RESET_N250600 msMCUGPIOModuleReset pulse4.7K47KQ1VIL 0.5 VVIH 1.3 VVBAT 250 msResettingModule StatusRunningRESET_NRestart 600 ms LTE-A Module Series 4 Application Interfaces The module is designed with 299 LGA pins that can be connected to cellular application platform. This chapter mainly describes the following application interfaces and indication signals of the module:

(U)SIM USB UART SPI 7 PCM and I2C ADC Network status indication Module operation status indication RI PCIe SDIO*

Antenna tuner control*

USB_BOOT 7 SPI interface can be multiplexed as Bluetooth UART interface*. EG060K &EG120K _Series_Hardware_Design 41 /

103 LTE-A Module Series 4.1. (U)SIM Interfaces The module provides two (U)SIM interfaces. The circuitry of (U)SIM interfaces meets ETSI and IMT-2000 requirements. Both 1.8 V and 3.0 V (U)SIM cards are supported, and Dual SIM Single Standby function is supported. (U)SIM card hot-plug is enabled by AT+QUIMSLOT command. See document [4] for details about the AT command. Table 12: Pin Definition of (U)SIM Interfaces Pin Name Pin No. I/O Description Comment USIM1_DET 25 DI USIM1 card hot-plug detect If unused, keep it open. USIM1_VDD 26 PO USIM1 card power supply USIM1_CLK 27 DO USIM1 card clock USIM1_RST 28 DO USIM1 card reset USIM1_DATA 29 DIO USIM1 card data USIM2_VDD 74 PO USIM2 card power supply USIM2_DATA 77 DIO USIM2 card data USIM2_DET 78 DI USIM2 card hot-plug detect USIM2_RST 79 DO USIM2 card reset USIM2_CLK 80 DO USIM2 card clock If USIM2 interface is unused, keep it open. If USIM2 interface is unused, keep it open. If USIM2 interface is unused, keep it open. If USIM2 interface is unused, keep them open. The module supports (U)SIM card hot-plug via USIM_DET pins, and both high and low level detection are supported. The function is disabled by default, and see AT+QSIMDET in document [4] for more details. The following figure shows a reference design for a (U)SIM interface with an 8-pin (U)SIM card connector. EG060K &EG120K _Series_Hardware_Design 42 /

103 LTE-A Module Series Figure 17: Reference Circuit of a (U)SIM Interface with an 8-Pin (U)SIM Card Connector If (U)SIM card detection function is unnecessary, keep USIM_DET open. A reference circuit for a (U)SIM interface with a 6-pin (U)SIM card connector is illustrated in the following figure. Figure 18: Reference Circuit of a (U)SIM Interface with a 6-Pin (U)SIM Card Connector For better reliability and availability of the (U)SIM card in applications, follow the criteria below in the

(U)SIM circuit design:

Put the (U)SIM card connector as close as possible to the module with a trace shorter than 200 mm. EG060K &EG120K _Series_Hardware_Design 43 /

103 ModuleUSIM_VDDUSIM_RSTUSIM_CLKUSIM_DATAUSIM_DET22R22R22RVDD_EXT51K100 nF(U)SIM Card ConnectorGNDGNDVCCRSTCLKIOVPPGNDUSIM_VDD15KNMNMNMCD1CD2TVS arrayModuleUSIM_VDDUSIM_RSTUSIM_CLKUSIM_DATA22R22R22R100 nF(U)SIM Card ConnectorGNDVCCRSTCLKIOVPPGND15KUSIM_VDDNMNMNMTVS array LTE-A Module Series Keep (U)SIM card signals away from RF and VBAT traces. Make sure the ground between the module and the (U)SIM card connector is short and wide. Keep the trace width of ground and USIM_VDD not less than 0.5 mm to maintain the same electric potential. To avoid cross-talk between USIM_DATA and USIM_CLK, keep them away from each other and shield them with surrounded ground. For better ESD protection, it is recommended to add an ESD protection device of which parasitic capacitance should be less than 50 pF. 22 resistors should be added in series between the module and the (U)SIM card connector to facilitate debugging. The (U)SIM peripheral circuit should be close to the (U)SIM card connector. The pull-up resistor on USIM_DATA trace can improve anti-jamming capability with the application of long layout trace and sensitive occasions, and it should be close to the (U)SIM card connector. 4.2. USB Interface The module provides one integrated USB (Universal Serial Bus) interface which complies with the USB 3.0 and 2.0 specifications and supports super speed (5 Gbps) mode on USB 3.0 and high speed

(480 Mbps) and full speed (12 Mbps) modes on USB 2.0. The USB interface is used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging, firmware upgrade, and voice over USB*. Table 13: Pin Definition of USB Interface Pin Name Pin No. I/O Description Comment PI USB connection detect Typical 5.0 V USB_VBUS USB_DP USB_DM 32 34 33 AIO USB 2.0 differential data (+) AIO USB 2.0 differential data (-) USB_SS_TX_M 37 AO USB 3.0 super-speed transmit (-) USB_SS_TX_P 38 AO USB 3.0 super-speed transmit (+) USB_SS_RX_P 40 USB_SS_RX_M 41 USB_ID*

36 AI AI DI USB 3.0 super-speed receive (+) USB 3.0 super-speed receive (-)

USB ID detect 1.8 V If unused, keep it open. OTG_PWR_EN* 143 DO OTG power control

EG060K &EG120K _Series_Hardware_Design 44 /

103 Comply with USB 2.0 specifications. Require differential impedance of 90 . Comply with USB 3.0 specifications. Require differential impedance of 90 . LTE-A Module Series For more details about the USB 2.0 and USB 3.0 specifications, visit http://www.usb.org/home. The USB interface is recommended to be reserved for firmware upgrade in your designs. The following figure shows a reference circuit of USB 2.0 and USB 3.0 interfaces. Figure 19: Reference Circuit of USB Application To ensure the signal integrity of USB data traces, C1, and C2 have already been integrated in the module; C3 and C4 must be placed close to the host; and R1 to R4 should be placed close to each other. The extra stubs of trace must be as short as possible. The following principles of USB interface should be followed during USB interface design to meet USB 2.0 and USB 3.0 specifications. Route the USB 2.0 and USB 3.0 signal traces as differential pairs with ground surrounded. The impedance of USB differential trace is 90 . For USB 2.0 signal traces, the trace should be shorter than 120 mm, and the differential data pair matching should be less than 2 mm. For USB 3.0 signal traces, the maximum length of each differential data pair (Tx/Rx) is recommended to be less than 100 mm, and each differential data pair matching should be less than 0.7 mm. While the matching between Tx and Rx should be less than 15.24 mm. EG060K &EG120K _Series_Hardware_Design 45 /

103 USB_DPUSB_DMGNDUSB_DPUSB_DMGNDR1R2Close to ModuleR3R4Test PointsTVS ArrayNM_0RNM_0R0R0RMinimize these stubsModuleHostUSB_VBUSVDDUSB_SS_TX_PUSB_SS_TX_MUSB_SS_RX_PUSB_SS_RX_MC1C3C4100nF100nF100nF100nFUSB_SS_RX_PUSB_SS_RX_MUSB_SS_TX_PUSB_SS_TX_MUSB_IDGPIOC2 LTE-A Module Series Do not route signal traces under crystals, oscillators, magnetic devices, PCIe and RF signal traces. It is vital to route the USB differential traces in inner-layers of the PCB, and surround the traces with ground on that layer and with ground planes above and below. If a USB connector is used, keep the ESD protection devices as close to the USB connector as possible. Pay attention to the selection of the ESD protection device since the devices junction capacitance may cause influences on USB data traces. Typically, the stray capacitance should be less than 2.0 pF for USB 2.0, and less than 0.4 pF for USB 3.0. If possible, reserve a 0 resistor on USB_DP and USB_DM traces respectively. Table 14: USB Trace Length Inside the Module Pin No. Signal Trace Length (mm) Length Difference 34 33 37 38 40 41 USB_DP USB_DM USB_SS_TX_M USB_SS_TX_P USB_SS_RX_P USB_SS_RX_M 16.02 16.34 20.57 20.21 19.62 19.46 4.3. UART Interfaces 0.32 0.36 0.16 The module provides three UART interfaces: main UART interface, debug UART interface, and Bluetooth UART interface* (multiplexed from SPI interface). Features of these interfaces are shown as below:

Main UART interface supports 4800 bps, 9600 bps, 19200 bps, 38400 bps, 57600 bps, 115200 bps

(default), 230400 bps, 460800 bps and 921600 bps baud rates. This interface is used for data transmission and AT command communication. Debug UART interface supports 115200 bps baud rate. It is used for Linux console and log output. Bluetooth UART interface* supports 115200 bps baud rate. It is used for Bluetooth communication and can be multiplexed from SPI interface. EG060K &EG120K _Series_Hardware_Design 46 /

103 LTE-A Module Series 4.3.1. Main UART Interface Table 15: Pin Definition of Main UART Interface Pin Name Pin No. I/O Description Comment MAIN_CTS 56 DO DCE clear to send signal to DTE MAIN_RTS 57 MAIN_RXD 58 DI DI DCE request to send signal from DTE Main UART receive MAIN_DCD 59 DO Main UART data carrier detect MAIN_TXD 60 DO Main UART transmit MAIN_RI 61 DO Main UART ring indication MAIN_DTR 62 DI Main UART data terminal ready 1.8 V power domain. If unused, keep them open. 1.8 V power domain. Pulled up by default. Pulling low will awaken the module. If unused, keep it open. Sleep mode control. 4.3.2. Debug UART Interface Table 16: Pin Definition of Debug UART Interface Pin Name Pin No. I/O Description Comment DBG_RXD 136 DBG_TXD 137 DI DO Debug UART receive Debug UART transmit 1.8 V power domain. If unused, keep them open. 4.3.3. Bluetooth UART Interface*

The module provides one Bluetooth UART interface multiplexed from SPI interface. The following table shows the Bluetooth UART interface pin definition. EG060K &EG120K _Series_Hardware_Design 47 /

103 LTE-A Module Series Table 17: Pin Definition of Bluetooth UART Interface Pin Name Pin No. Multiplexed Function I/O Description Comment BT_EN 3

DO Bluetooth function enable control SPI_MOSI 163 BT_TXD DO Bluetooth UART transmit SPI_CLK 164 BT_CTS DO DCE clear to send signal to DTE SPI_MISO 165 BT_RXD DI Bluetooth UART receive 1.8 V power domain. If unused, keep them open. SPI_CS 166 BT_RTS DO DCE request to send signal from DTE 4.3.4. UART Application The module provides 1.8 V UART interfaces. A level-shifting circuit should be used if the application is equipped with a 3.3 V UART interface. A voltage-level translator TXS0108EPWR provided by Texas Instruments is recommended. The following figure shows a reference design. Figure 20: Reference Circuit with an IC Please visit http://www.ti.com for more information. Another example with a transistor circuit is shown below. For the design of circuits shown in dotted lines, refer to that shown in solid lines, but pay attention to the direction of the connection. EG060K &EG120K _Series_Hardware_Design 48 /

103 VCCAVCCBOEA1A2A3A4A5A6A7A8GNDB1B2B3B4B5B6B7B8VDD_EXTRIDCDRTSRXDDTRCTSTXD51K51K0.1 F0.1 FRI_MCUDCD_MCURTS_MCUTXD_MCUDTR_MCUCTS_MCURXD_MCUVDD_MCUTranslatorVDD_EXT10K120K LTE-A Module Series Figure 21: Reference Circuit with MOSFETs NOTE Transistor circuit solution is not suitable for applications with high baud rates over 460 kbps. 4.4. SPI Interface The module provides one SPI interface which only supports master mode with a maximum clock frequency up to 50 MHz. Table 18: Pin Definition of SPI Interface Pin Name Pin No. I/O Description Comment SPI_MOSI 163 SPI_CLK 164 DO DO SPI master output slave input SPI clock SPI_MISO 165 DI SPI master input slave output SPI_CS 166 DO SPI chip select 1.8 V power domain. Master only. The following figure shows a reference design of PCM and SPI interfaces with an external SLIC IC. The dotted line in Figure 22 means an optional connection since some SLIC ICs need RST while some do not. EG060K &EG120K _Series_Hardware_Design 49 /

103 MCU/ARMTXDRXDVDD_EXT10KVCC_MCU4.7K10KVDD_EXTTXDRXDRTSCTSDTRRIRTSCTSGNDGPIODCDModuleGPIOEINTVDD_EXT4.7KGND1 nF1 nF LTE-A Module Series Figure 22: Reference Circuit of PCM and SPI Application with SLIC 4.5. PCM and I2C Interfaces The module supports audio communication via PCM (Pulse Code Modulation) digital interface and I2C interfaces. The PCM interface supports the following modes:

Primary mode (short frame synchronization): the module works as both master and slave. Auxiliary mode (long frame synchronization): the module works as master only. In primary mode, the data is sampled on the falling edge of PCM_CLK and transmitted on the rising edge. The falling edge of PCM_SYNC represents the MSB. In this mode, the PCM interface supports 256 kHz, 512 kHz, 1024 kHz or 2048 kHz PCM_CLK at 8 kHz PCM_SYNC, and 4096 kHz PCM_CLK at 16 kHz PCM_SYNC. In auxiliary mode, the data is sampled on the falling edge of the PCM_CLK and transmitted on the rising edge. The rising edge of PCM_SYNC represents the MSB. In this mode, the PCM interface operates with 256 kHz PCM_CLK and 8 kHz, 50 % duty cycle PCM_SYNC only. The module supports 16-bit linear data format. The following figures show the primary modes timing relationship with 8 kHz PCM_SYNC and 2048 kHz PCM_CLK, as well as the auxiliary modes timing relationship with 8 kHz PCM_SYNC and 256 kHz PCM_CLK. EG060K &EG120K _Series_Hardware_Design 50 /

103 PCM_DINPCM_DOUTPCM_SYNCPCM_CLKSPI_CLKSPI_DOUTModulePCMSPISLICSPI_CSSPI_DININTINTRSTRST LTE-A Module Series Figure 23: Primary Mode Timing Figure 24: Auxiliary Mode Timing The following table shows the pin definition of the PCM interface and I2C interface, both of which can be applied to audio codec design. EG060K &EG120K _Series_Hardware_Design 51 /

103 PCM_CLKPCM_SYNCPCM_DOUTMSBLSBMSB125 s12256255PCM_DINMSBLSBMSBPCM_CLKPCM_SYNCPCM_DOUTMSBLSBPCM_DIN125 sMSB123231LSB LTE-A Module Series Table 19: Pin Definition of PCM and I2C Interfaces Pin Name Pin No. I/O Description Comment PCM_DIN PCM_DOUT PCM_SYNC PCM_CLK I2C_SDA I2C_SCL 66 68 65 67 42 43 DI PCM data input DO PCM data output DIO PCM data frame sync DIO PCM clock 1.8 V power domain. If unused, keep them open. 1.8 V power domain. Output signal in master mode. Input signal in slave mode. If unused, keep them open. OD I2C serial data OD I2C serial clock 1.8 V power domain. An external pull-up resistor is requisite. If unused, keep them open. I2S_MCLK 152 DO Clock output for codec Provide a digital clock output for an external audio codec. If unused, keep it open. Master only. Clock and mode can be configured by AT+QDAI, and the default configuration is master mode using short frame synchronization format with 2048 kHz PCM_CLK and 8 kHz PCM_SYNC. See document [4]

for details about the AT command. The following figure shows a reference design of PCM and I2C interfaces with an external codec IC. Figure 25: Reference Circuit of PCM and I2C Application with Audio Codec EG060K &EG120K _Series_Hardware_Design 52 /

103 PCM_DINPCM_DOUTPCM_SYNCPCM_CLKI2C_SCLI2C_SDAModule1.8 V4.7K4.7KBCLKLRCKDACADCSCLSDABIASMICBIASINPINNLOUTPLOUTNCodec LTE-A Module Series NOTE 1. The module works as a master device pertaining to I2C interface. 4.6. ADC Interfaces The module provides two ADC (Analog-to-Digital Converter) interfaces. Execute AT+QADC=0 command to read the voltage value on ADC0. Execute AT+QADC=1 to read the voltage value on ADC1. See document [4] for details about these AT commands. For higher accuracy of ADC, the trace of ADC should be surrounded by ground. Table 20: Pin Definition of the ADC Interface Pin Name I/O Pin No. Description Comment ADC0 ADC1 AI AI 173 175 General-purpose ADC interface 01.875 V. If unused, keep them open. Table 21: Characteristics of ADC Interfaces Parameter Min. Typ. Max. ADC0 Voltage Range ADC1 Voltage Range ADC Resolution 0 0

14 1.875 1.875

Unit V V bits NOTE 1. The input voltage of ADC should not exceed 1.875 V. 2. 3. It is prohibited to supply any voltage to ADC pins without VBAT. It is recommended to use a resistor divider circuit for ADC application. EG060K &EG120K _Series_Hardware_Design 53 /

103 LTE-A Module Series 4.7. Status Indication 4.7.1. Network Status Indication The network indication pins NET_MODE and NET_STATUS can be used to drive network status indication LEDs. Their definitions and logic level changes upon the switch of network mode/status, which is described in the following tables. Table 22: Pin Definition of NET_MODE and NET_STATUS Pin Name Pin No. I/O Description Comment NET_MODE 147 DO Indicate the modules network registration mode. NET_STATUS 170 DO Indicate the modules network activity status. 1.8 V power domain If unused, keep them open. Table 23: Working Status of NET_MODE and NET_STATUS Pin Name Status Description NET_MODE Always High Always Low Registered on network Others Flicker slowly (200 ms High/1800 ms Low) Network searching NET_STATUS Flicker slowly (1800 ms High/200 ms Low) Idle Flicker quickly (125 ms High/125 ms Low) Data transfer ongoing Always High Voice calling EG060K &EG120K _Series_Hardware_Design 54 /

103 LTE-A Module Series A reference circuit is shown in the following figure. Figure 26: Reference Circuit of the Network Indicator 4.7.2. Module Status Indication The STATUS pin is set as the modules status indicator. It outputs high level voltage when the module is turned on. Table 24: Pin Definition of STATUS Pin Name Pin No. I/O Description Comment STATUS 171 DO Indicate the modules operation status 1.8 V power domain If unused, keep it open. A reference circuit is shown as below. Figure 27: Reference Circuits of STATUS EG060K &EG120K _Series_Hardware_Design 55 /

103 4.7K47KVBAT2.2KModuleNetwork Indicator4.7K47KVBAT2.2KModule STATUS LTE-A Module Series 4.8. RI Execute AT+QCFG="risignaltype","physical" command to configure MAIN_RI behavior. No matter on which port a URC is presented, the URC will trigger the behavior of MAIN_RI. The behavior of MAIN_RI can be altered by executing AT+QCFG="urc/ri/ring" command. See document [4] for details about these AT commands. In addition, MAIN_RI behavior can be configured flexibly. The default behavior of the MAIN_RI is shown as below. Table 25: Default Behavior of MAIN_RI Response MAIN_RI keeps at high level. MAIN_RI outputs low pulse for 120 ms when a new URC returns. State Idle URC NOTE The URC can be output from UART port, USB AT port (by default) and USB modem port by executing AT+QURCCFG command. See document [4] for details about the AT command. 4.9. PCIe Interface The module provides one integrated PCIe (Peripheral Component Interconnect Express) interface which can transmit data. The module supports PCIe Root Complex (RC) mode only. PCI Express Base Specification Revision 2.0 compliant Data rate up to 5 Gbps/lane Can be connected to an external Ethernet IC (MAC and PHY) or WLAN IC Table 26: Pin Definition of PCIe Interface Pin Name Pin No. I/O Description Comment PCIE_REFCLK_P 179 PCIE_REFCLK_M 180 AO AO PCIe reference clock (+) Require differential impedance of 95 . If unused, keep them open. PCIe reference clock (-) EG060K &EG120K _Series_Hardware_Design 56 /

103 LTE-A Module Series PCIE_TX_M 182 AO PCIe transmit (-) PCIE_TX_P 183 AO PCIe transmit (+) PCIE_RX_M PCIE_RX_P 185 186 AI AI PCIe receive (-) PCIe receive (+) PCIE_CLKREQ_N 188 DI PCIe clock request PCIE_RC_RST_N 189 DO PCIe RC reset PCIE_WAKE_N 190 DI PCIe awake Input signal in master mode. If unused, keep it open. Output signal in master mode. If unused, keep it open. Input signal, in master mode only. If unused, keep it open. To enhance the reliability and availability in applications, follow the criteria below in the PCIe interface circuit design:

Keep the PCIe data and control signals away from sensitive circuits and signals, such as RF, audio, and clock signals. Add a capacitor in series on Rx traces to prevent any DC bias. Keep the maximum trace length less than 300 mm. Keep the length matching of each differential data pair (Tx/Rx/REFCLK) less than 0.7 mm for PCIe routing traces. Keep the differential impedance of PCIe data trace as 85 10%. Do not route PCIe data traces under components or cross them with other traces. The module only supports Root Complex (RC) mode. In this mode, the module is configured to act as a PCIe RC device. The following figure shows a reference circuit of PCIe RC mode. Figure 28: PCIe Interface Reference Circuit (RC Mode) EG060K &EG120K _Series_Hardware_Design 57 /

103 GNDPCIE_TX_MPCIE_TX_PGNDPCIE_RX_MPCIE_RX_PPCIE_RX_MPCIE_RX_PPCIE_TX_MPCIE_TX_PC3C4C1C2100 nF100 nF100 nF100 nFModuleWLANPCIE_REFCLK_PPCIE_REFCLK_MPCIE_REFCLK_PPCIE_REFCLK_MPCIE_RC_RST_NPCIE_CLKREQ_NPCIE_WAKE_NPCIE_RST_NPCIE_CLKREQ_NPCIE_WAKE_NR2100KR1100KVDD_EXTNMR3Wi-FiAntenna LTE-A Module Series Table 27: PCIe Trace Length Inside the Module Pin No. Signal Trace Length (mm) Length Difference (mm) 179 180 182 183 185 186 PCIE_REFCLK_P 22.24 PCIE_REFCLK_M 22.14 PCIE_TX_M PCIE_TX_P PCIE_RX_M PCIE_RX_P 17.99 17.91 13.91 13.98 4.10. SDIO Interface*

0.1 0.08 0.07 The module provides one SDIO interface which supports SD 3.0 protocol and eMMC*. The following table shows the pin definition. Table 28: Pin Definition of SDIO Interface*

Pin Name Pin No. I/O Description Comment VDD_P2 135 PI Power input for SDIO interface SDIO_VDD 46 PO SD card application: SDIO pull up power source SDIO_DATA3 48 DIO SDIO data bit 3 SDIO_DATA2 47 DIO SDIO data bit 2 If a SD card is used, connect VDD_P2 to SDIO_VDD. If unused, connect VDD_P2 to VDD_EXT. Cannot work as SD card power supply. SD card must be powered by an external power supply. SDIO_DATA1 50 DIO SDIO data bit 1 If unused, keep them open. SDIO_DATA0 49 DIO SDIO data bit 0 SDIO_CMD 51 DIO SDIO command EG060K &EG120K _Series_Hardware_Design 58 /

103 LTE-A Module Series SDIO_DET 52 DI SD card detect If unused, keep it open. SDIO_CLK 53 DO SDIO clock If unused, keep it open. The following figure shows an SDIO interface reference design. Figure 29: Reference Circuit of SD Card Application Follow the principles below in the SD card circuit design:

The voltage of SD power supply ranges from 2.7 V to 3.6 V and a sufficient current up to 0.8 A should be provided. As the maximum output current of SDIO_VDD is 50 mA which can only work as SDIO pull-up resistors, the SD card needs an external power supply. To avoid the jitter, resistors R7 to R11 are needed to pull up the SDIO signals to SDIO_VDD. The values of these resistors range from 10 k to 100 k and the preferred value is 100 k. To improve signal quality, it is recommended to add resistors R1 to R6 of 0 in series between the module and the SD card connector. The bypass capacitors C1 to C6 are reserved and not mounted by default. All resistors and bypass capacitors should be placed close to the module. For better ESD protection, it is recommended to add a TVS on each SD signal trace. It is important to route the SDIO signal traces with ground. The impedance of SDIO data trace is 50 ( 10 %). Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, and analog is recommended signals, as well as noisy signals such as clock signals and DC-DC signals. It length difference between SDIO_CLK and SDIO_DATA/SDIO_CMD within 1 mm and the total routing length less than 50 mm. The trace inside the module is 25 mm long in total, so the exterior trace should be less than 25 mm in total. to keep trace the Make sure the adjacent trace spacing is twice the trace width and the load capacitance of SDIO bus should be less than 15 pF. EG060K &EG120K _Series_Hardware_Design 59 /

103 SD Card ConnectorDAT2CD/DAT3CMDVDDCLKVSSDAT0DAT1DETECTIVEModuleSDIO_DATA3SDIO_DATA2SDIO_DATA1SDIO_VDDSDIO_DATA0SDIO_CLKSDIO_CMDSDIO_DETR1 0RR7100KR8100KR9100KR10100KR11100KR12470KVDD_EXTVDD_2V95R2 0RR3 0RR4 0RR5 0RR6 0RC2NMD2C3NMD3C4NMD4C5NMD5C6NMD6C1NMD1C710pFD7C833 pFC9100 nFC10100 F+

LTE-A Module Series 4.11. Antenna Tuner Control Interfaces*

The module supports external antenna tuner control through the RFFE interface. The following is the pin definition of the RFFE interfaces. Table 29: Pin Definition of RFFE Interfaces* for Antenna Tuner Control Pin Name Pin No. I/O Description Comment RFFE_CLK 71 RFFE_DATA 73 DO DIO 1.8 V power domain. RFFE serial interface for external antenna tuner control. VDD_RF 162 PO Provide 2.85 V for external RF circuit. If unused, keep them open. 4.12. USB_BOOT Interface The module provides one USB_BOOT pin. Pull up USB_BOOT to VDD_EXT before powering on the module, then the module will enter emergency download mode when powered on. In this mode, the module supports firmware upgrade over USB interface. Table 30: Pin Definition of USB_BOOT Interface Pin Name Pin No. I/O Description Comment USB_BOOT 140 DI Force the module into emergency download mode 1.8 V power domain. Active high. If unused, keep it open. EG060K &EG120K _Series_Hardware_Design 60 /

103 LTE-A Module Series The following figure shows a reference circuit of USB_BOOT. Figure 30: Reference Circuit of USB_BOOT EG060K &EG120K _Series_Hardware_Design 61 /

103 ModuleUSB_BOOTVDD_EXT10KTest pointTVSTVS LTE-A Module Series 5 RF Specifications The module provides one main antenna interface, one Rx-diversity antenna interface, two MIMO antenna interfaces, and one GNSS antenna interface. The impedance of antenna port is 50 . 5.1. Cellular Network 5.1.1. Antenna Interface & Frequency Bands The pin definition of main antenna interface, Rx-diversity antenna interface and MIMO antenna interfaces is shown as below. Table 31: Pin Definition of the Main/Rx-diversity/MIMO Antenna Interfaces Pin Name Pin No. I/O Description Comment ANT0 ANT1 ANT2 ANT3 107 127 101 113 AIO Main antenna interface AI AI AI Rx-diversity antenna interface 50 impedance 4 4 MIMO antenna interface Table 32: Frequency Bands 3GPP Band Transmit Receive WCDMA B1 19201980 21102170 WCDMA B2 1850-1910 1930-1990 WCDMA B3 17101785 18051880 WCDMA B4 1710-1755 2110-2155 WCDMA B5 824849 869894 Unit MHz MHz MHz MHz MHz EG060K &EG120K _Series_Hardware_Design 62 /

103 LTE-A Module Series WCDMA B8 880915 925960 LTE B1 LTE B2 LTE B3 LTE B4 LTE B5 LTE B7 LTE B8 LTE B12 LTE B13 LTE B14 LTE B20 LTE B25 LTE B26 LTE B28 LTE B29 LTE B30 LTE B32 LTE B38 LTE B40 LTE B41 LTE B42 LTE B43 LTE B48 LTE B66 19201980 21102170 1850-1910 1930-1990 17101785 18051880 1710-1755 2110-2155 824849 869894 25002570 26202690 880915 699-716 777-787 788-798 832862 925960 729-746 746-756 758-768 791821 1850-1915 1930-1995 814-849 703748

859-894 758803 717-728 2305-2315 2350-2360

14521496 25702620 25702620 23002400 23002400 24962690 24962690 3400-3600 3600-3800 3550-3700 1710-1780 3400-3600 3600-3800 3550-3700 2110-2200 MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz EG060K &EG120K _Series_Hardware_Design 63 /

103 LTE-A Module Series LTE B71 663-698 617-652 MHz 5.1.2. Tx Power Table 33: Tx Power Frequency Bands Max. Tx Power Min. Tx Power WCDMA bands 23 dBm 2 dB LTE bands 23 dBm 2 dB

< -50 dBm

< -40 dBm 5.1.3. Rx Sensitivity Table 34: EG060K-EA & EG120K-EA Dual-Antenna Conducted RF Rx Sensitivity Frequency Bands Primary

(dBm) Diversity

(dBm) SIMO (dBm) 8 3GPP (SIMO) WCDMA B1

-107.5

-107.5

-109.8

-106.7 dBm WCDMA B3

-109.5

-109.5

-111

-103.7 dBm WCDMA B5 WCDMA B8

-109.5

-109.5 LTE-FDD B1 (10 MHz)

-96

-110

-110

-96 LTE-FDD B3 (10 MHz)

-97.2

-97.3 LTE-FDD B5 (10 MHz)

-97 LTE-FDD B7 (10 MHz)

-96.5 LTE-FDD B8 (10 MHz)

-97.5 LTE-FDD B20 (10 MHz)

-97.2 LTE-FDD B28 (10 MHz)

-98.1

-99

-96

-99

-99.2

-99.5

-112.5

-112.5

-98.5

-100.2

-101

-99.2

-101

-101.2

-101.5

-104.7 dBm

-103.7 dBm

-96.3 dBm

-93.3 dBm

-94.3 dBm

-94.3 dBm

-93.3 dBm

-93.3 dBm

-94.8 dBm 8 SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2) antennas at the receiver side, which can improve Rx performance. Rx sensitivity values are measured in four antennas condition (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2). EG060K &EG120K _Series_Hardware_Design 64 /

103 LTE-A Module Series LTE-FDD B32 (10 MHz) 9

-96.4 LTE-TDD B38 (10 MHz)

-96.3 LTE-TDD B40 (10 MHz)

-96 LTE-TDD B41 (10 MHz)

-95.8

-96.5

-96.4

-96

-96

-99

-98.8

-98.2

-98.5

-96.3 dBm

-96.3 dBm

-96.3 dBm

-94.3 dBm Table 35: EG060K-NA & EG120K-NA Dual-Antenna Conducted RF Rx Sensitivity Frequency Bands LTE-FDD B2 (10 MHz) LTE-FDD B4 (10 MHz) LTE-FDD B5 (10 MHz) LTE-FDD B7 (10 MHz) LTE-FDD B12 (10 MHz) LTE-FDD B13 (10 MHz) LTE-FDD B14 (10 MHz) LTE-FDD B25 (10 MHz) LTE-FDD B26 (10 MHz) LTE-FDD B29 (10 MHz)11 LTE-FDD B30 (10 MHz) LTE-TDD B41 (10 MHz) LTE-TDD B48 (10 MHz) LTE-FDD B66 (10 MHz) LTE-FDD B71 (10 MHz) Primary

(dBm) Diversity

(dBm) SIMO (dBm) 10 3GPP (SIMO) TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD

-94.3 dBm TBD

-96.3 dBm TBD

-94.3 dBm TBD

-94.3 dBm TBD

-93.3 dBm TBD

-93.3 dBm TBD

-93.3 dBm TBD

-92.8 dBm TBD

-93.8 dBm TBD

-93.3 dBm TBD

-95.3 dBm TBD

-94.3 dBm TBD

-95 dBm TBD

-95.8 dBm TBD

-94.3 dBm 9 The test results are based on CA_20A-32A. 10 SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2) antennas at the receiver side, which can improve Rx performance. Rx sensitivity values are measured in four antennas condition (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2). 11 The test results are based on CA_2A-29A. EG060K &EG120K _Series_Hardware_Design 65 /

103 LTE-A Module Series Table 36: EG060K-LA & EG120K-LA Dual-Antenna Conducted RF Rx Sensitivity Frequency Bands Primary

(dBm) Diversity

(dBm) SIMO (dBm) 12 3GPP (SIMO) WCDMA B2 WCDMA B4 WCDMA B5 WCDMA B8 TBD TBD TBD TBD LTE-FDD B2 (10 MHz) TBD LTE-FDD B4 (10 MHz) TBD LTE-FDD B5 (10 MHz) TBD LTE-FDD B7 (10 MHz) TBD LTE-FDD B8 (10 MHz) TBD LTE-FDD B25 (10 MHz) TBD LTE-FDD B28 (10 MHz) TBD LTE-FDD B66 (10 MHz) TBD LTE-TDD B42 (10 MHz) TBD LTE-TDD B43 (10 MHz) TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD

-104.7 dBm

-106.7 dBm

-104.7 dBm

-103.7 dBm

-94.3 dBm

-96.3 dBm

-94.3 dBm

-94.3 dBm

-93.3 dBm

-92.8 dBm

-94.8 dBm

-96.5 dBm

-95 dBm

-95 dBm Table 35: EG120K-EA Four-Antenna Conducted RF Rx Sensitivity Frequency Bands SIMO (dBm) 8 3GPP (SIMO) LTE-FDD B1 (10 MHz) LTE-FDD B3 (10 MHz) LTE-FDD B7 (10 MHz) LTE-TDD B38 (10 MHz)

-101.7

-102.5

-101

-102

-99 dBm

-96 dBm

-97 dBm

12 SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2) antennas at the receiver side, which can improve Rx performance. Rx sensitivity values are measured in four antennas condition (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2). EG060K &EG120K _Series_Hardware_Design 66 /

103 LTE-A Module Series LTE-TDD B40 (10 MHz) LTE-TDD B41 (10 MHz)

-101.5

-101.5

-99 dBm

-97 dBm Table 36: EG060K-NA & EG120K-NA Four-Antenna Conducted RF Rx Sensitivity Frequency Bands SIMO (dBm) 8 3GPP (SIMO) LTE-FDD B2 (10 MHz) LTE-FDD B4 (10 MHz) LTE-FDD B7 (10 MHz) LTE-FDD B25 (10 MHz) LTE-FDD B30 (10 MHz) LTE-TDD B41 (10 MHz) LTE-TDD B48 (10 MHz) LTE-FDD B66 (10 MHz) TBD TBD TBD TBD TBD TBD TBD TBD

-97 dBm

-99 dBm

-97 dBm

-95.5 dBm

-97 dBm

-98.5 dBm Table 36: EG060K-LA & EG120K-LA Four-Antenna Conducted RF Rx Sensitivity Frequency Bands SIMO (dBm) 8 3GPP (SIMO) LTE-FDD B2 (10 MHz) LTE-FDD B4 (10 MHz) LTE-FDD B7 (10 MHz) LTE-FDD B25 (10 MHz) LTE-FDD B66 (10 MHz) LTE-TDD B42 (10 MHz) LTE-FDD B66 (10 MHz) 5.1.4. Reference Design TBD TBD TBD TBD TBD TBD TBD

-97 dBm

-99 dBm

-97 dBm

-95.5 dBm

-98.5 dBm

-98.5 dBm A reference design of ANT0, ANT1, ANT2 and ANT3 interfaces is shown as below. It requires a -type EG060K &EG120K _Series_Hardware_Design 67 /

103 LTE-A Module Series matching circuit for better RF performance. The -type matching components (R1/C1/C2, R2/C3/C4, R3/C5/C6, R4/C7/C8) should be placed as close to the antennas as possible and are mounted according to the actual debugging. C1 to C8 are not mounted and a 0 resistor is mounted on R1 to R4 respectively by default. Figure 31: Reference Circuit of RF Antenna Interfaces NOTE Keep a proper distance between the main antenna and the Rx-diversity antenna to improve the receiving sensitivity. EG060K &EG120K _Series_Hardware_Design 68 /

103 ANT0R1 0RC1ModuleMainAntennaNMC2NMR3 0RC5MIMO AntennaNMC6NMANT1R2 0RC3NMC4NMANT2C7NMC8NMANT3MIMO AntennaDiversityAntennaR4 0R LTE-A Module Series 5.2. GNSS 5.2.1. Antenna Interface & Frequency Bands The module includes a fully integrated global navigation satellite system solution that supports GPS, GLONASS, BDS, and Galileo. The module supports standard NMEA 0183 protocol, and outputs NMEA sentences at 1 Hz data update rate via USB interface by default. By default, the module GNSS engine is off. It must be switched on via AT command. For more details, see document [4]. Table 37: Pin Definition of GNSS Antenna Interface Pin Name Pin No. I/O Description Comment ANT_GNSS 119 AI GNSS antenna interface 50 impedance. If unused, keep it open. Table 38: GNSS Frequency Type GPS Frequency 1575.42 1.023 GLONASS 1597.51605.8 Galileo BDS 1575.42 2.046 1561.098 2.046 5.2.2. GNSS Performance Table 39: GNSS Performance Unit MHz MHz MHz MHz Parameter Description Conditions Cold start Autonomous Sensitivity Reacquisition Autonomous Tracking Autonomous Typ.

-147

-159

-159 Unit dBm dBm dBm EG060K &EG120K _Series_Hardware_Design 69 /

103 LTE-A Module Series TTFF Cold start

@ open sky Warm start

@ open sky Hot start

@ open sky Accuracy CEP-50 NOTE Autonomous XTRA enabled Autonomous XTRA enabled Autonomous XTRA enabled Autonomous

@ open sky 33 15 27 3 2 2 2 s s s s s s m 1. Tracking sensitivity: the minimum GNSS signal power at which the module can maintain lock (keep positioning for at least 3 minutes continuously). 2. Reacquisition sensitivity: the minimum GNSS signal power required for the module to maintain lock within 3 minutes after loss of lock. 3. Cold start sensitivity: the minimum GNSS signal power at which the module can fix position successfully within 3 minutes after executing the cold start command. 5.2.3. Reference Design A reference design of GNSS antenna is shown as below. Figure 32: Reference Circuit of GNSS Antenna Interface EG060K &EG120K _Series_Hardware_Design 70 /

103 GNSS AntennaVDDModuleANT_GNSS47nH10R0.1 F0RNMNM100 pF LTE-A Module Series NOTE 1. An external LDO can be used to supply power according to the active antenna requirements. 2. The VDD circuit is unnecessary if the module is equipped with a passive antenna. 5.3. RF Routing Guidelines For users PCB, the characteristic impedance of all RF traces should be 50 . The impedance of the RF traces is usually determined by the trace width (W), the materials dielectric constant, height from the reference ground to the signal layer (H), and the space between RF traces and grounds (S). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures. Figure 33: Microstrip Design on a 2-layer PCB Figure 34: Coplanar Waveguide Design on a 2-layer PCB EG060K &EG120K _Series_Hardware_Design 71 /

103 LTE-A Module Series Figure 35: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground) Figure 36: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground) To ensure RF performance and reliability, follow the principles below in RF layout design:

Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to 50 . The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground. The distance between the RF pins and the RF connector should be as short as possible and all the right-angle traces should be changed to curved ones. The recommended trace angle is 135. There should be clearance under the signal pin of the antenna connector or solder joint. The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be no less than two times the width of RF signal traces (2 W). Keep RF traces away from interference sources, and avoid intersection and paralleling between traces on adjacent layers. For more details about RF layout, see document [5]. EG060K &EG120K _Series_Hardware_Design 72 /

103 LTE-A Module Series 5.4. Antenna Design Requirements The following table shows the requirements on main antenna, Rx-diversity antenna and GNSS antenna. Table 40: Antenna Design Requirements Antenna Type Requirements GNSS WCDMA/LTE Frequency range: 15591609 MHz Polarization: RHCP or linear VSWR: < 2 (Typ.) Passive antenna gain: > 0 dBi Active antenna noise figure: < 1.5 dB Active antenna gain: > 0 dBi Active antenna embedded LNA gain: < 17 dB VSWR: 2 Efficiency: > 30 %

Max input power: 50 W Input impedance: 50 Cable insertion loss:

< 1 dB: LB (<1 GHz)

< 1.5 dB: MB (12.3 GHz)

< 2 dB: HB (> 2.3 GHz) 5.5. RF Connector Recommendation If RF connector is used for antenna connection, it is recommended to use the U.FL-R-SMT connector provided by Hirose. EG060K &EG120K _Series_Hardware_Design 73 /

103 LTE-A Module Series Figure 37: Dimensions of the U.FL-R-SMT Connector (Unit: mm) U.FL-LP serial connector listed in the following figure can be used to match the U.FL-R-SMT. Figure 38: Mechanicals of U.FL-LP Connectors EG060K &EG120K _Series_Hardware_Design 74 /

103 LTE-A Module Series The following figure describes the space factor of mating plugs. Figure 39: Space Factor of Mating Plugs (Unit: mm) For more details, please visit http://www.hirose.com. EG060K &EG120K _Series_Hardware_Design 75 /

103 LTE-A Module Series 6 Electrical Characteristics and Reliability 6.1. Absolute Maximum Ratings Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table. Table 41: Absolute Maximum Ratings Parameter VBAT_RF/VBAT_BB USB_VBUS Peak Current of VBAT_BB Peak Current of VBAT_RF Voltage at Digital Pins Voltage at ADC Min.

-0.3

-0.3

-0.3

-0.5 Max. Unit 6.0 5.5 1.0 1.2 2.3 2.3 V V A A V V 6.2. Power Supply Ratings EG060K &EG120K _Series_Hardware_Design 76 /

103 LTE-A Module Series Table 42: Power Supply Ratings Parameter Description Conditions Min. Typ. Max. Unit VBAT VBAT_BB and VBAT_RF The actual input voltages must remain between the minimum and the maximum values. USB_VBUS USB connection detection

3.3 3.8 4.4 V 3.3 5.0 5.25 V 6.3. Power Consumption Table 43: EG060K-EA Power Consumption Description Conditions Typ. Unit OFF state Power down AT+CFUN=0 (USB disconnected) WCDMA PF = 64 (USB disconnected) WCDMA PF = 128 (USB disconnected) WCDMA PF = 512 (USB disconnected) Sleep state LTE-FDD PF = 32 (USB disconnected) LTE-FDD PF = 64 (USB disconnected) LTE-FDD PF = 128 (USB disconnected) LTE-TDD PF = 32 (USB disconnected) LTE-TDD PF = 64 (USB disconnected) LTE-TDD PF = 128 (USB disconnected) WCDMA PF = 64 (USB disconnected) Idle state WCDMA PF = 64 (USB 2.0 connected) LTE-FDD PF = 64 (USB disconnected) 12 1.22 2.545 2.01 1.51 4.49 3.68 2.71 4.82 3.95 2.90 11.02 17.43 11.51 A mA mA mA mA mA mA mA mA mA mA mA mA mA EG060K &EG120K _Series_Hardware_Design 77 /

103 LTE-A Module Series WCDMA data transfer

(GNSS OFF) LTE data transfer

(GNSS OFF) LTE-FDD PF = 64 (USB 2.0 connected) LTE-TDD PF = 64 (USB disconnected) LTE-TDD PF = 64 (USB 2.0 connected) WCDMA B1 HSDPA CH10700 @ 22.22 dBm WCDMA B1 HSUPA CH10700 @ 21.34 dBm WCDMA B3 HSDPA CH1338 @ 22.31 dBm WCDMA B3 HSUPA CH1338 @ 21.53 dBm WCDMA B5 HSDPA CH4407 @ 22.29 dBm WCDMA B5 HSUPA CH4407 @ 21.49 dBm WCDMA B8 HSDPA CH3012 @ 22.27 dBm WCDMA B8 HSUPA CH3012 @ 21.62 dBm LTE-FDD B1 CH300 @ 22.81 dBm LTE-FDD B3 CH1575 @ 23.42 dBm LTE-FDD B5 CH2525 @ 22.94 dBm LTE-FDD B7 CH3100 @ 23.18 dBm LTE-FDD B8 CH3625 @ 22.91 dBm LTE-FDD B20 CH6300 @ 22.95 dBm LTE-FDD B28 CH27460 @ 22.93 dBm LTE-TDD B38 CH38000 @ 23.21 dBm LTE-TDD B40 CH39150 @ 23.14 dBm LTE-TDD B41 CH40740 @ 23.06 dBm WCDMA B1 CH10700 @ 23.12 dBm WCDMA voice call WCDMA B3 CH1338 @ 23.17 dBm WCDMA B5 CH4407 @ 23.24 dBm WCDMA B8 CH3012 @ 23.23 dBm 17.71 11.94 18.20 559 516 609 565 550 522 635 563 749 743 583 684 688 713 658 421 440 415 601 657 606 698 mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA EG060K &EG120K _Series_Hardware_Design 78 /

103 LTE-A Module Series Table 44: EG120K-EA Power Consumption Description Conditions Typ. Unit OFF state Power down AT+CFUN=0 (USB disconnected) WCDMA PF = 64 (USB disconnected) WCDMA PF = 128 (USB disconnected) WCDMA PF = 512 (USB disconnected) Sleep state LTE-FDD PF = 32 (USB disconnected) LTE-FDD PF = 64 (USB disconnected) LTE-FDD PF = 128 (USB disconnected) LTE-TDD PF = 32 (USB disconnected) LTE-TDD PF = 64 (USB disconnected) LTE-TDD PF = 128 (USB disconnected) WCDMA PF = 64 (USB disconnected) WCDMA PF = 64 (USB 2.0 connected) LTE-FDD PF = 64 (USB disconnected) LTE-FDD PF = 64 (USB 2.0 connected) LTE-TDD PF = 64 (USB disconnected) LTE-TDD PF = 64 (USB 2.0 connected) WCDMA B1 HSDPA CH10700 @ 22.08 dBm WCDMA B1 HSUPA CH10700 @ 20.88 dBm WCDMA B3 HSDPA CH1338 @ 22.02 dBm WCDMA B3 HSUPA CH1338 @ 21.21 dBm WCDMA B5 HSDPA CH4407 @ 22.17 dBm WCDMA B5 HSUPA CH4407 @ 21.44 dBm Idle state WCDMA data transfer

(GNSS OFF) 12 1.1 2.71 2.11 1.64 4.32 3.36 1.88 4.1 3.65 2.00 9.83 16.10 10.15 16.46 10.97 16.55 544 503 636 590 516 497 A mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA EG060K &EG120K _Series_Hardware_Design 79 /

103 LTE-A Module Series LTE data transfer

(GNSS OFF) WCDMA B8 HSDPA CH3012 @ 22.21 dBm WCDMA B8 HSUPA CH3012 @ 20.94 dBm LTE-FDD B1 CH300 @ 22.78 dBm LTE-FDD B3 CH1575 @ 22.73 dBm LTE-FDD B5 CH2525 @ 22.96 dBm LTE-FDD B7 CH3100 @ 23.13 dBm LTE-FDD B8 CH3625 @ 22.81 dBm LTE-FDD B20 CH6300 @ 22.87 dBm LTE-FDD B28 CH27460 @ 22.93 dBm LTE-TDD B38 CH38000 @ 23.09 dBm LTE-TDD B40 CH39150 @ 22.9 dBm LTE-TDD B41 CH40740 @ 22.88 dBm WCDMA B1 CH10700 @ 23.01 dBm WCDMA voice call WCDMA B3 CH1338 @ 23.04 dBm WCDMA B5 CH4407 @ 23.18 dBm WCDMA B8 CH3012 @ 23.15 dBm Table 45: EG060K-NA & EG120K-NA Power Consumption 614 553 695 760 572 782 669 684 628 396 489 443 598 688 571 693 mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA Description Conditions Typ. Unit OFF state Power down Sleep state AT+CFUN=0 (USB disconnected) LTE data transfer

(GNSS OFF) LTE-FDD B2 LTE-FDD B4 LTE-FDD B5 LTE-FDD B7 LTE-FDD B12 TBD TBD TBD TBD TBD TBD TBD A mA mA mA mA mA mA EG060K &EG120K _Series_Hardware_Design 80 /

103 LTE-A Module Series LTE-FDD B13 LTE-FDD B14 LTE-FDD B25 LTE-FDD B26 LTE-FDD B30 LTE-TDD B41 LTE-TDD B48 LTE-FDD B66 LTE-FDD B71 TBD TBD TBD TBD TBD TBD TBD TBD TBD mA mA mA mA mA mA mA mA mA Table 46: EG060K-LA Power Consumption Description Conditions Typ. Unit OFF state Power down AT+CFUN=0 (USB disconnected) WCDMA PF = 64 (USB disconnected) WCDMA PF = 128 (USB disconnected) WCDMA PF = 512 (USB disconnected) Sleep state LTE-FDD PF = 32 (USB disconnected) LTE-FDD PF = 64 (USB disconnected) LTE-FDD PF = 128 (USB disconnected) LTE-TDD PF = 32 (USB disconnected) LTE-TDD PF = 64 (USB disconnected) LTE-TDD PF = 128 (USB disconnected) Idle state WCDMA PF = 64 (USB disconnected) WCDMA PF = 64 (USB 2.0 connected) TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD A mA mA mA mA mA mA mA mA mA mA mA mA EG060K &EG120K _Series_Hardware_Design 81 /

103 LTE-A Module Series LTE-FDD PF = 64 (USB disconnected) LTE-FDD PF = 64 (USB 2.0 connected) LTE-TDD PF = 64 (USB disconnected) LTE-TDD PF = 64 (USB 2.0 connected) WCDMA B2 HSDPA CH9800 @ TBD dBm WCDMA B2 HSUPA CH9800 @ TBD dBm WCDMA B4 HSDPA CH1638 @ TBD dBm WCDMA data transfer

(GNSS OFF) WCDMA B4 HSUPA CH1638 @ TBD dBm WCDMA B5 HSDPA CH4408 @ TBD dBm WCDMA B5 HSUPA CH4408 @ TBD dBm WCDMA B8 HSDPA CH3012 @ TBD dBm WCDMA B8 HSUPA CH3012 @ TBD dBm LTE-FDD B2 CH900 @ TBD dBm LTE-FDD B4 CH2175 @ TBD dBm LTE-FDD B5 CH2525 @ TBD dBm LTE-FDD B7 CH3100 @ TBD dBm LTE-FDD B8 CH3625 @ TBD dBm LTE-FDD B25 CH8365 @ TBD dBm LTE-FDD B28 CH27460 @ TBD dBm LTE-TDD B66 CH66786 @ TBD dBm LTE-TDD B42 CH42590 @ TBD dBm LTE-TDD B43 CH44590 @ TBD dBm LTE data transfer

(GNSS OFF) WCDMA voice call WCDMA B2 CH9800 @ TBD dBm WCDMA B4 CH1638 @ TBD dBm WCDMA B5 CH4407 @ TBD dBm TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA EG060K &EG120K _Series_Hardware_Design 82 /

103 LTE-A Module Series WCDMA B8 CH3012 @ TBD dBm TBD mA Table 47: EG120K-LA Power Consumption Description Conditions Typ. Unit OFF state Power down AT+CFUN=0 (USB disconnected) WCDMA PF = 64 (USB disconnected) WCDMA PF = 128 (USB disconnected) WCDMA PF = 512 (USB disconnected) Sleep state LTE-FDD PF = 32 (USB disconnected) LTE-FDD PF = 64 (USB disconnected) LTE-FDD PF = 128 (USB disconnected) LTE-TDD PF = 32 (USB disconnected) LTE-TDD PF = 64 (USB disconnected) LTE-TDD PF = 128 (USB disconnected) WCDMA PF = 64 (USB disconnected) WCDMA PF = 64 (USB 2.0 connected) LTE-FDD PF = 64 (USB disconnected) LTE-FDD PF = 64 (USB 2.0 connected) LTE-TDD PF = 64 (USB disconnected) LTE-TDD PF = 64 (USB 2.0 connected) Idle state WCDMA data transfer

(GNSS OFF) WCDMA B2 HSDPA CH9800 @ TBD dBm WCDMA B2 HSUPA CH9800 @ TBD dBm WCDMA B4 HSDPA CH1638 @ TBD dBm WCDMA B4 HSUPA CH1638 @ TBD dBm TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD A mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA EG060K &EG120K _Series_Hardware_Design 83 /

103 LTE-A Module Series TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA WCDMA B5 HSDPA CH4408 @ TBD dBm WCDMA B5 HSUPA CH4408 @ TBD dBm WCDMA B8 HSDPA CH3012 @ TBD dBm WCDMA B8 HSUPA CH3012 @ TBD dBm LTE-FDD B2 CH900 @ TBD dBm LTE-FDD B4 CH2175 @ TBD dBm LTE-FDD B5 CH2525 @ TBD dBm LTE-FDD B7 CH3100 @ TBD dBm LTE-FDD B8 CH3625 @ TBD dBm LTE-FDD B25 CH8365 @ TBD dBm LTE-FDD B28 CH27460 @ TBD dBm LTE-TDD B66 CH66786 @ TBD dBm LTE-TDD B42 CH42590 @ TBD dBm LTE-TDD B43 CH44590 @ TBD dBm WCDMA B2 CH9800 @ TBD dBm LTE data transfer

(GNSS OFF) WCDMA voice call WCDMA B4 CH1638 @ TBD dBm WCDMA B5 CH4407 @ TBD dBm WCDMA B8 CH3012 @ TBD dBm 6.4. Digital I/O Characteristics Table 48: VDD_EXT I/O Requirements Parameter Description Min. Max. Unit VIH Input high voltage 0.7 VDD_EXT VDD_EXT + 0.3 V EG060K &EG120K _Series_Hardware_Design 84 /

103 VIL VOH VOL VIH VIL VOH VOL V V Unit V V V V LTE-A Module Series Input low voltage

-0.3 0.3 VDD_EXT V Output high voltage VDD_EXT - 0.45 VDD_EXT Output low voltage 0 0.45 Table 49: SDIO_VDD Low-voltage I/O Requirements Parameter Description Input high voltage Input low voltage Min. 1.27

-0.3 Max. 2.0 0.58 Output high voltage 1.4 SDIO_VDD Output low voltage 0 0.45 Table 50: SDIO_VDD High-voltage I/O Requirements Parameter Description Min. Max. Unit VIH VIL VOH VOL Input high voltage 0.625 SDIO_VDD SDIO_VDD + 0.3 Input low voltage

-0.3 0.25 SDIO_VDD Output high voltage 0.75 SDIO_VDD SDIO_VDD Output low voltage 0 0.125 SDIO_VDD V V V V Table 51: VDD_USIM High/Low-voltage I/O Requirements Parameter Description Min. Max. Unit VIH VIL VOH VOL Input high voltage 0.7 VDD_USIM VDD_USIM + 0.3 V Input low voltage

-0.3 0.2 VDD_USIM V Output high voltage 0.8 VDD_USIM USIM_VDD Output low voltage 0 0.4 V V EG060K &EG120K _Series_Hardware_Design 85 /

103 LTE-A Module Series 6.5. ESD Protection Static electricity occurs naturally and it may damage the module. Therefore, applying proper ESD countermeasures and handling methods is imperative. For example, wear anti-static gloves during the development, production, assembly and testing of the module; add ESD protection components to the ESD sensitive interfaces and points in the product design. Table 52: Electrostatic Discharge Characteristics (Temperature: 25 C, Humidity: 45 %) Tested Points Contact Discharge Air Discharge Unit VBAT, GND Antenna Interfaces 5 4 Other Interfaces 0.5 10 8 1 kV kV kV 6.6. Operation and Storage Temperatures Table 53: Operating and Storage Temperatures Parameter Min. Operating Temperature Range 13

-30 Extended Operation Range 14 Storage temperature range

-40

-40 Typ.

+25

Max. Unit

+75

+85

+90 C C C 13 Within operating temperature range, the module is 3GPP compliant. 14 To meet this extended temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this extended temperature range, the module remains the ability to establish and maintain functions such as voice, SMS, emergency call, etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as Pout, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again. EG060K &EG120K _Series_Hardware_Design 86 /

103 LTE-A Module Series 6.7. Thermal Dissipation The module offers the best performance when all internal IC chips are working within their operating temperatures. When the IC reaches or exceeds the maximum junction temperature, the module may still work but the performance and function (such as RF output power, data rate, etc.) will be affected to a certain extent. Therefore, the thermal design should be maximally optimized to ensure all internal ICs always work within in the recommended operating temperature. The following principles for thermal consideration are provided for reference:

Keep the module away from heat sources on your PCB, especially high-power components such as processor, power amplifier, and power supply. Maintain the integrity of the PCB copper layer and drill as many thermal vias as possible. Follow the principles below when the heatsink is necessary:

- Do not place large size components in the area where the module is mounted on your PCB to reserve enough place for heatsink installation.

- Attach the heatsink to the shielding cover of the module; In general, the heatsink should be larger than the module to cover the module completely;

- Choose the heatsink with adequate fins to dissipate heat;

- Choose a TIM (Thermal Interface Material) with high thermal conductivity, good softness and good wettability and place it between the heatsink and the module;

- Fasten the heatsink with four screws to ensure that it is in close contact with the module to prevent the heatsink from falling off during the drop, vibration test, or transportation. Figure 40: Placement and Fixing of the Heatsink EG060K &EG120K _Series_Hardware_Design 87 /

103 PCBHeatsinkTIMModuleScrewTIMModuleHeatsinkPCB LTE-A Module Series 7 Mechanical Information This chapter describes the mechanical dimensions of the module. All dimensions are measured in millimeter (mm), and the dimensional tolerances are 0.2 mm unless otherwise specified. 7.1. Mechanical Dimensions Figure 41: Module Top and Side Dimensions (Top View) EG060K &EG120K _Series_Hardware_Design 88 /

103 Pin 1 LTE-A Module Series Pin 1 Figure 42: Module Bottom Dimensions (Bottom View, Unit: mm) NOTE The package warpage level of the module conforms to the JEITA ED-7306 standard. EG060K &EG120K _Series_Hardware_Design 89 /

103 LTE-A Module Series 7.2. Recommended Footprint Pin 1 Figure 43: Recommended Footprint (Top View, Unit: mm) NOTE Keep at least 3 mm between the module and other components on the motherboard to improve soldering quality and maintenance convenience. EG060K &EG120K _Series_Hardware_Design 90 /

103 LTE-A Module Series 7.3. Top and Bottom Views Figure 44: Top and Bottom Views of EG060K-EA Figure 45: Top and Bottom Views of EG060K-NA EG060K &EG120K _Series_Hardware_Design 91 /

103 LTE-A Module Series Figure 46: Top and Bottom Views of EG060K-LA Figure 47: Top and Bottom Views of EG120K-EA Figure 48: Top and Bottom Views of EG120K-NA EG060K &EG120K _Series_Hardware_Design 92 /

103 LTE-A Module Series Figure 49: Top and Bottom Views of EG120K-LA NOTE Images above are for illustration purpose only and may differ from the actual module. For authentic appearance and label, see the module received from Quectel. EG060K &EG120K _Series_Hardware_Design 93 /

103 LTE-A Module Series 8 Storage, Manufacturing & Packaging 8.1. Storage Conditions The module is provided in vacuum-sealed packaging. MSL of the module is rated at 3. The storage requirements are shown below. 1. Recommended Storage Condition: the temperature should be 23 5 C and the relative humidity should be 3560 %. 2. Shelf life (in vacuum-sealed packaging): 12 months in Recommended Storage Condition. 3. Floor life: 168 hours 15 in a factory where the temperature is 23 5 C and relative humidity is below 60 %. After the vacuum-sealed packaging is removed, the module must be processed in reflow soldering or other high-temperature operations within 168 hours. Otherwise, the module should be stored in an environment where the relative humidity is less than 10 % (e.g. a dry cabinet). 4. The module should be pre-baked to avoid blistering, cracks and inner-layer separation in PCB under the following circumstances:

The module is not stored in Recommended Storage Condition;

Violation of the third requirement mentioned above;

Vacuum-sealed packaging is broken, or the packaging has been removed for over 24 hours;

Before module repairing. 5. If needed, the pre-baking should follow the requirements below:

The module should be baked for 8 hours at 120 5 C;

The module must be soldered to PCB within 24 hours after the baking, otherwise it should be put in a dry environment such as in a dry cabinet. NOTE 15 This floor life is only applicable when the environment conforms to IPC/JEDEC J-STD-033. It is recommended to start the solder reflow process within 24 hours after the package is removed if the temperature and moisture do not conform to, or are not sure to conform to IPC/JEDEC J-STD-033. And do not remove the packages of tremendous modules if they are not ready for soldering. EG060K &EG120K _Series_Hardware_Design 94 /

103 LTE-A Module Series 1. To avoid blistering, layer separation and other soldering issues, extended exposure of the module to the air is forbidden. 2. Take out the module from the package and put it on high-temperature-resistant fixtures before baking. All modules must be soldered to PCB within 24 hours after the baking, otherwise put them in the drying oven. If shorter baking time is desired, see IPC/JEDEC J-STD-033 for the baking procedure. 3. Pay attention to ESD protection, such as wearing anti-static gloves, when touching the modules. 8.2. Manufacturing and Soldering Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. Apply proper force on the squeegee to produce a clean stencil surface on a single pass. To guarantee module soldering quality, the thickness of stencil for the module is recommended to be 0.130.18 mm. For more details, see document [6]

The peak reflow temperature ranges from 235246 C, with 246 C as the absolute maximum reflow temperature. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted only after reflow soldering for the other side of PCB has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below. Figure 50: Reflow Soldering Thermal Profile Table 54: Recommended Thermal Profile Parameters EG060K &EG120K _Series_Hardware_Design 95 /

103 Temp. (C)Reflow ZoneSoak Zone246200217235CDBA150100 Max slope: 13 C/s Cooling down slope: -1.5 to -3 C/s Max slope: 13 C/s LTE-A Module Series Factor Soak Zone Max slope Recommendation 13 C/s Soak time (between A and B: 150 C and 200 C) 70120 s Reflow Zone Max slope Reflow time (D: over 217 C) Max temperature Cooling down slope Reflow Cycle Max reflow cycle NOTE 13 C/s 4070 s 235246 C

-1.5 to -3 C/s 1 1. If a conformal coating is necessary for the module, do NOT use any coating material that may chemically react with the PCB or shielding cover, and prevent the coating material from flowing into the module. 2. Avoid using ultrasonic technology for module cleaning since it can damage crystals inside the module. 3. Due to the complexity of the SMT process, please contact Quectel Technical Supports in advance for any situation that you are not sure about, or any process (e.g. selective soldering, ultrasonic soldering) that is not mentioned in document [6]. EG060K &EG120K _Series_Hardware_Design 96 /

103 LTE-A Module Series 8.3. Packaging Specifications The module adopts carrier tape packaging and details are as follow:

8.3.1. Carrier Tape Dimension details are as follow:

Figure 51: Carrier Tape Dimension Drawing Table 55: Carrier Tape Dimension Table (Unit: mm) W 56 P 48 T 0.35 A0 40 B0 37.5 K0 3.9 K1 5.3 F E 26.2 1.75 EG060K &EG120K _Series_Hardware_Design 97 /

103 LTE-A Module Series 8.3.2. Plastic Reel Figure 52: Plastic Reel Dimension Drawing Table 56: Plastic Reel Dimension Table (Unit: mm) D1 330 D2 100 W 56.5 8.3.3. Packaging Process Place the module into the carrier tape and use the cover tape to cover them; then wind the heat-sealed carrier tape to the plastic reel and use the protective tape for protection. One plastic reel can load 200 modules. Place the packaged plastic reel, humidity indicator card and desiccant bag into a vacuum bag, then vacuumize it. EG060K &EG120K _Series_Hardware_Design 98 /

103 LTE-A Module Series Place the vacuum-packed plastic reel into a pizza box. Put 4 pizza boxes into 1 carton and seal it. One carton can pack 800 modules. Figure 53: Packaging Process EG060K &EG120K _Series_Hardware_Design 99 /

103 LTE-A Module Series 9 Appendix References Table 57: Related Documents Document Name

[1] Quectel_UMTS&LTE_EVB_R2.0_User_Guide

[2] Quectel_EG060K-EA_CA_Feature

[3] Quectel_EG120K-EA_CA_Feature

[4] Quectel_EG060K-EA&EG120K-EA_AT_Commands_Manual

[5] Quectel_RF_Layout_Application_Note

[6] Quectel_Module_Secondary_SMT_Application_Note Table 58: Term and Abbreviation Abbreviation Description AMR Adaptive Multi-Rate AMR-WB Adaptive Multi-Rate Wideband bps CHAP CPE CS CTS bit(s) per second Challenge-Handshake Authentication Protocol Customer Premise Equipment Coding Scheme Clear To Send DC-HSPA Dual-Carrier High Speed Packet Access DFOTA Delta Firmware Upgrade Over-the-Air EG060K-EA&EG120K-EA_Hardware_Design 100 /

103 LTE-A Module Series DL DRX DTR DTX Downlink Discontinuous Reception Data Terminal Ready Discontinuous Transmission eMMC Embedded Multi Media Card EFR ESD EVB FR Enhanced Full Rate Electrostatic Discharge Evaluation Board Full Rate GLONASS Global Navigation Satellite System (Russia) GMSK GNSS GPS HR Gaussian Minimum Shift Keying Global Navigation Satellite System Global Positioning System Half Rate HSPA+

Evolved High Speed Packet Access I/O LED LNA LTE MIMO MO Input/Output Light Emitting Diode Low-Noise Amplifier Long-Term Evolution Multiple Input Multiple Output Mobile Originated MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor MS MT PAP Mobile Station Mobile Terminated Password Authentication Protocol EG060K &EG120K _Series_Hardware_Design 101 /

103 LTE-A Module Series PCB PDU PPP QAM QPSK RF RHCP Rx Printed Circuit Board Protocol Data Unit Point-to-Point Protocol Quadrature Amplitude Modulation Quadrature Phase Shift Keying Radio Frequency Right Hand Circular Polarization Receive SD Card Secure Digital Card SIMO SLIC SMS TDD Tx UL UMTS URC

(U)SIM Vmax Vnom Vmin VIHmax VIHmin VILmax VSWR Single Input Multiple Output Subscriber Line Interface Circuit Short Message Service Time Division Duplex Transmit Uplink Universal Mobile Telecommunications System Unsolicited Result Code

(Universal) Subscriber Identity Module Maximum Voltage Nominal Voltage Minimum Voltage Maximum High-Level Input Voltage Minimum High-Level Input Voltage Maximum Low-Level input Voltage Voltage Standing Wave Ratio EG060K &EG120K _Series_Hardware_Design 102 /

103 LTE-A Module Series EG060K &EG120K _Series_Hardware_Design 103 /

103